LinJiawei
|
c8f20742a9
|
Remove NoopNode
|
2021-10-27 19:25:56 +08:00 |
|
LinJiawei
|
cc8234aa96
|
Remove debug print
|
2021-10-26 19:17:07 +08:00 |
|
LinJiawei
|
607e28f253
|
Save clients dir in one sram
|
2021-10-26 17:43:39 +08:00 |
|
LinJiawei
|
9e88f320b4
|
Add banked xbar
|
2021-10-26 10:33:50 +08:00 |
|
LinJiawei
|
c58775d4c4
|
Add test-top
|
2021-10-25 14:41:50 +08:00 |
|
LinJiawei
|
db2f1bfe86
|
Merge branch 'wrap-data-sel' into non-inclusive
|
2021-10-22 21:23:22 +08:00 |
|
Jiawei Lin
|
2410ef1692
|
Merge pull request #43 from OpenXiangShan/perf-counter
update for inclusive compile errors
|
2021-10-22 13:52:39 +08:00 |
|
rvcoresjw
|
8d89d5f178
|
update for inclusive compile errors
|
2021-10-22 13:29:15 +08:00 |
|
Jiawei Lin
|
4ce6dbe788
|
Merge pull request #42 from OpenXiangShan/perf-counter
disable performance counter name print logic
|
2021-10-22 11:04:19 +08:00 |
|
rvcoresjw
|
2c42ce39a6
|
add register before perf output
|
2021-10-22 09:35:25 +08:00 |
|
rvcoresjw
|
15d0c3eddf
|
disable perf counter print logic
|
2021-10-22 09:25:20 +08:00 |
|
Jiawei Lin
|
f1610dd728
|
Merge pull request #40 from OpenXiangShan/counter
Add perf counters
|
2021-10-21 18:15:52 +08:00 |
|
rvcoresjw
|
28272ef10e
|
Add perf counters
|
2021-10-21 18:14:47 +08:00 |
|
wakafa
|
779921a972
|
Merge pull request #39 from OpenXiangShan/ecc
ecc: integrate ecc to ctrlUnit
|
2021-10-21 15:10:17 +08:00 |
|
wangkaifan
|
ea25eb32fc
|
ecc: integrate ecc to ctrlUnit
|
2021-10-21 15:09:32 +08:00 |
|
wakafa
|
23f93a4e12
|
Merge pull request #37 from OpenXiangShan/bug-fix
Fix several bugs concerning self-probe, get, nest log, etc
|
2021-10-20 21:53:04 +08:00 |
|
wangkaifan
|
cba07dea6f
|
mshr: channel tasks can be disabled when nested
|
2021-10-20 20:09:45 +08:00 |
|
wangkaifan
|
72804f3313
|
mshr: fix two bugs concerning cache alias
|
2021-10-18 21:48:20 +08:00 |
|
wangkaifan
|
b1a6028d61
|
mshr: fix 2 bugs
|
2021-10-18 10:07:04 +08:00 |
|
wangkaifan
|
318772310f
|
mshr: bug two bugs
|
2021-10-16 22:16:25 +08:00 |
|
wangkaifan
|
6f40b36905
|
mshr: fix several bugs concerning Get
|
2021-10-16 16:49:57 +08:00 |
|
wangkaifan
|
192ed4a08b
|
Merge remote-tracking branch 'origin/update-tl-logger' into non-inclusive
|
2021-10-16 16:48:54 +08:00 |
|
LinJiawei
|
ad3ba0abbb
|
Wrap data-select into a dedicated module
|
2021-10-16 14:50:00 +08:00 |
|
LinJiawei
|
7e3d39781f
|
Wrap data sel in module
|
2021-10-15 17:20:05 +08:00 |
|
wangkaifan
|
3424c25547
|
debug: fix typo
|
2021-10-13 22:10:55 +08:00 |
|
LinJiawei
|
bc663b751c
|
TLLogger: Support dump user/echo bits
|
2021-10-13 20:15:46 +08:00 |
|
wakafa
|
b358af5751
|
Merge pull request #35 from OpenXiangShan/misc
misc: fix version of chiseltest
|
2021-10-13 17:06:48 +08:00 |
|
LinJiawei
|
8560bc6265
|
Add custom cache ctrl
|
2021-10-11 21:39:55 +08:00 |
|
LinJiawei
|
29a9a0bbd3
|
WIP
|
2021-10-10 21:23:04 +08:00 |
|
Jiawei Lin
|
59a7febb43
|
Update RequestBuffer.scala
|
2021-10-10 21:18:23 +08:00 |
|
wangkaifan
|
5aae197142
|
misc: fix version of chiseltest
|
2021-10-10 20:22:26 +08:00 |
|
wakafa
|
fad058a9b9
|
Merge pull request #34 from OpenXiangShan/throttle
util: add module Throttle to do flow constrain
|
2021-10-10 15:18:38 +08:00 |
|
wangkaifan
|
72731dcb22
|
util: add module Throttle to do flow constrain
|
2021-10-09 19:07:06 +08:00 |
|
William Wang
|
cfc7c73e9a
|
Merge pull request #33 from OpenXiangShan/revert-32-submodule
Revert "submodule: use https url instead of ssh"
|
2021-10-08 22:29:08 +08:00 |
|
William Wang
|
5e1f9705c8
|
Revert "submodule: use https url instead of ssh"
|
2021-10-08 22:28:55 +08:00 |
|
LinJiawei
|
93ae4a6f2d
|
fix ready signal in inclusive direcotry
|
2021-10-08 21:51:19 +08:00 |
|
William Wang
|
386400c388
|
Merge pull request #32 from OpenXiangShan/submodule
submodule: use https url instead of ssh
|
2021-10-08 18:03:03 +08:00 |
|
William Wang
|
d6ae65bb10
|
submodule: use https url instead of ssh
Some scripts may not support ssh, Use https to make them happy.
|
2021-10-08 18:01:14 +08:00 |
|
LinJiawei
|
cc361a3b85
|
Save meta in SRAM
|
2021-10-08 09:08:18 +08:00 |
|
LinJiawei
|
e0aedd8c1c
|
noninclusive/MSHR: release should not depend on probeack
|
2021-10-04 20:54:17 +08:00 |
|
LinJiawei
|
da973ba4b8
|
Merge branch 'non-inclusive' of github.com:OpenXiangShan/HuanCun into HEAD
|
2021-10-01 23:37:21 +08:00 |
|
LinJiawei
|
226422640e
|
Save replacemnet state in SRAM
|
2021-10-01 23:36:29 +08:00 |
|
wakafa
|
235387a86a
|
Merge pull request #31 from OpenXiangShan/support-put
Support put
|
2021-09-30 13:41:10 +08:00 |
|
wangkaifan
|
f27efe2de9
|
Merge branch 'non-inclusive' of https://github.com/OpenXiangShan/HuanCun into support-put
|
2021-09-30 13:37:44 +08:00 |
|
wangkaifan
|
f1686751ee
|
mshr: handle put request
|
2021-09-30 13:29:05 +08:00 |
|
wangkaifan
|
ca4c919d16
|
sourceD: able to handle put request
|
2021-09-30 13:28:27 +08:00 |
|
LinJiawei
|
d539a3eb0a
|
fix ValName
|
2021-09-29 20:42:16 +08:00 |
|
LinJiawei
|
7e7b742b1c
|
Merge branch 'non-inclusive' of github.com:OpenXiangShan/HuanCun into HEAD
|
2021-09-29 20:36:16 +08:00 |
|
LinJiawei
|
94d26f3fc1
|
Add enable param to TLLogger
|
2021-09-29 20:35:53 +08:00 |
|
wangkaifan
|
ec35476e23
|
sourceA: able to forward put request
|
2021-09-29 14:35:22 +08:00 |