|
__init__.py
|
refactor: remove dsl/check_and_infer
|
2022-06-13 20:23:33 +08:00 |
|
bundle.py
|
add decoupled (#50)
|
2020-11-15 17:16:20 +08:00 |
|
cdatatype.py
|
function update
|
2022-01-07 14:20:15 +08:00 |
|
cio.py
|
Fix Bug
|
2021-12-02 23:55:59 +08:00 |
|
clockdomin.py
|
Add clockdomin
|
2021-11-12 14:47:54 +08:00 |
|
condition.py
|
Update
|
2020-05-06 11:46:43 +08:00 |
|
dslchecker.py
|
fix
|
2021-11-29 22:47:14 +08:00 |
|
emitter.py
|
refactor: func verilog_serialize in low_ir
|
2022-06-11 19:17:56 +08:00 |
|
funcs.py
|
Add Verifaction
|
2021-12-10 19:37:54 +08:00 |
|
infra.py
|
Fix ClockDomin
|
2022-04-02 23:41:52 +08:00 |
|
memory.py
|
fix
|
2021-11-29 22:47:14 +08:00 |
|
module.py
|
Update module.py
|
2022-05-05 00:01:50 +08:00 |
|
module_p.py
|
verilog support
|
2022-02-09 15:24:39 +08:00 |
|
stage.py
|
fix: bugs in expand_whens
|
2022-06-25 16:04:07 +08:00 |
|
vector.py
|
feat: add high form checking pass.
|
2022-03-11 18:18:46 +08:00 |
|
verifaction.py
|
Add Verifaction
|
2021-12-10 19:37:54 +08:00 |
f9ee7ef39f