forked from opendacs/PyHCL
71 lines
830 B
Markdown
71 lines
830 B
Markdown
|
|
# Clock Crossing violation
|
|
## Introduction
|
|
## example
|
|
### crossClockDomain tag
|
|
### setSyncronouswith
|
|
### BufferCC
|
|
|
|
|
|
# Combinatorial loop
|
|
## Introduction
|
|
## example
|
|
## False-positives
|
|
|
|
|
|
# Hierarchy violation
|
|
## Introduction
|
|
## example
|
|
|
|
|
|
# IO Bundel
|
|
## Introduction
|
|
## example
|
|
|
|
|
|
# Latch detected
|
|
## Introduction
|
|
## example
|
|
|
|
|
|
# No driver on
|
|
## Introduction
|
|
## example
|
|
|
|
# NullPointerException
|
|
## Introduction
|
|
## example
|
|
### Issue explanation
|
|
|
|
|
|
# Register defined as component input
|
|
## Introduction
|
|
## example
|
|
|
|
|
|
# Scope violation
|
|
## Introduction
|
|
## example
|
|
|
|
|
|
# PyHCL can't clone class
|
|
## Introduction
|
|
## Example1
|
|
## Example2
|
|
|
|
|
|
# Unassigned register
|
|
## Introduction
|
|
## Example
|
|
## Register with only init
|
|
|
|
# Unreachable is statement
|
|
## Introduction
|
|
## Example
|
|
|
|
|
|
# Width mismatch
|
|
## Assignment example
|
|
## Operator example
|
|
|
|
# Introduction |