Merge pull request #363 from diffblue/task-source-location

Verilog: add source location for function/task symbols
This commit is contained in:
Michael Tautschnig 2024-02-02 13:10:41 +01:00 committed by GitHub
commit 2ba20d2596
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
2 changed files with 3 additions and 3 deletions

View File

@ -1,9 +1,8 @@
KNOWNBUG CORE
task_name_collision.v task_name_collision.v
^definition of symbol `some_task' conflicts with earlier definition at line$ ^file .* line 11: definition of symbol `some_task' conflicts with earlier definition at line 7$
^EXIT=2$ ^EXIT=2$
^SIGNAL=0$ ^SIGNAL=0$
-- --
-- --
The line number is missing.

View File

@ -523,6 +523,7 @@ void verilog_typecheckt::collect_symbols(const verilog_declt &decl)
symbolt symbol{identifier, code_typet{{}, std::move(return_type)}, mode}; symbolt symbol{identifier, code_typet{{}, std::move(return_type)}, mode};
symbol.base_name = base_name; symbol.base_name = base_name;
symbol.location = decl.source_location();
symbol.pretty_name = strip_verilog_prefix(symbol.name); symbol.pretty_name = strip_verilog_prefix(symbol.name);
symbol.module = module_identifier; symbol.module = module_identifier;
symbol.value = decl; symbol.value = decl;