Yanting Zhang
|
473e7e49eb
|
add parameter verilog case
|
2022-07-19 20:15:56 +08:00 |
|
Yanting Zhang
|
624f80ad72
|
Update net_variable_assignment.rs
|
2022-07-17 13:40:54 +08:00 |
|
Yanting Zhang
|
b0b6148789
|
Update net_variable_assignment.rs
|
2022-07-17 13:28:19 +08:00 |
|
Yanting Zhang
|
d686583bcd
|
Update expression.rs
|
2022-07-17 13:18:34 +08:00 |
|
Yanting Zhang
|
02c25c6a72
|
Update symbol_declaration.rs
|
2022-07-17 13:15:02 +08:00 |
|
Yanting Zhang
|
7b62b1b642
|
Update symbol_declaration.rs
|
2022-07-17 13:10:09 +08:00 |
|
Yanting Zhang
|
f4932e5bfc
|
Update always_statement.rs
|
2022-06-21 15:09:35 +08:00 |
|
Yanting Zhang
|
2cb9d14477
|
Update always_statement.rs
|
2022-06-20 22:19:58 +08:00 |
|
Yanting Zhang
|
de4572d8fc
|
Update always_statement.rs
|
2022-06-20 22:05:14 +08:00 |
|
张燕婷2001210542
|
371991accf
|
删除.DS_Store
|
2022-05-24 20:46:14 +08:00 |
|
Yanting Zhang
|
d259597cb1
|
Create .DS_Store
|
2022-05-24 20:32:45 +08:00 |
 Guojie Luo
|
20acd43de9
|
Support high-impedance numbers and inout port
|
2022-05-24 14:26:52 +08:00 |
|
Guojie Luo
|
753d7daaa5
|
Add sensitivity signals to SyntaxTable
|
2022-05-21 00:54:50 +08:00 |
|
Guojie Luo
|
e53cee4959
|
Remove lvalues and rvalues from context
|
2022-05-21 00:24:15 +08:00 |
|
Guojie Luo
|
88632042e2
|
Create tools/ directory
|
2022-05-20 22:39:26 +08:00 |
|
Yanting Zhang
|
eac727943f
|
Update module_declaration.rs
|
2022-05-20 18:24:29 +08:00 |
|
Yanting Zhang
|
1cbff9d839
|
Update module_declaration.rs
|
2022-05-20 17:39:51 +08:00 |
|
Yanting Zhang
|
7cbd4df720
|
Update module_declaration.rs
|
2022-05-20 17:25:11 +08:00 |
|
Yanting Zhang
|
12fa19273e
|
Update module_declaration.rs
|
2022-05-20 17:12:47 +08:00 |
|
Yanting Zhang
|
10946aefc0
|
Update module_declaration.rs
|
2022-05-20 17:05:36 +08:00 |
|
Yanting Zhang
|
7945b385a4
|
Update module_declaration.rs
|
2022-05-20 15:56:38 +08:00 |
|
Yanting Zhang
|
35bdf10a69
|
Update module_declaration.rs
|
2022-05-20 15:53:39 +08:00 |
|
Yanting Zhang
|
7c1e209793
|
Update module_declaration.rs
|
2022-05-19 16:45:41 +08:00 |
|
Yanting Zhang
|
cba425f101
|
Update module_declaration.rs
|
2022-05-19 16:10:56 +08:00 |
|
Yanting Zhang
|
d0125a7d50
|
Update module_declaration.rs
|
2022-05-19 16:02:48 +08:00 |
|
Yanting Zhang
|
8993509b65
|
Update module_declaration.rs
|
2022-05-19 15:58:11 +08:00 |
|
Yanting Zhang
|
a9e3ad10be
|
Update module_declaration.rs
|
2022-05-19 15:56:53 +08:00 |
|
Yanting Zhang
|
811a424b7a
|
Update module_declaration.rs
|
2022-05-19 15:54:17 +08:00 |
|
Guojie Luo
|
2612930493
|
Merge commit 'update conditional_statement.rs'
|
2022-05-18 15:40:11 +08:00 |
|
Guojie Luo
|
b8c9d53c3e
|
Format code using rustfmt
|
2022-05-18 15:26:36 +08:00 |
|
Guojie Luo
|
908587a897
|
Format code using rustfmt
|
2022-05-18 15:25:24 +08:00 |
|
p*t
|
c3ff6aa903
|
update conditional_statement.rs
|
2022-05-18 15:07:50 +08:00 |
|
p*t
|
fc2d5b0019
|
update case_statement.rs, following the example of always_statement.rs
|
2022-05-18 15:03:18 +08:00 |
|
Yanting Zhang
|
d4f7ab0813
|
Update always_statement.rs
|
2022-05-18 13:47:22 +08:00 |
|
Yanting Zhang
|
84e93d60df
|
Update conditional_statement.rs
|
2022-05-17 13:10:20 +08:00 |
|
Yanting Zhang
|
0b7c1ce0d1
|
Update conditional_statement.rs
add br_cond
|
2022-05-17 12:50:22 +08:00 |
|
Guojie Luo
|
b24878f128
|
Balance the unary xor reduce
|
2022-05-12 09:05:14 +08:00 |
|
Guojie Luo
|
d9fdc66ee4
|
Fix a bug in ExtUnit initiation
|
2022-05-10 20:03:52 +08:00 |
|
Guojie Luo
|
f25d2c1f89
|
Improve the support for ExtUnit initiation
|
2022-05-10 18:16:17 +08:00 |
|
Guojie Luo
|
2c654b2b65
|
Partly support ExtUnits initiation
|
2022-05-10 11:33:22 +08:00 |
|
Guojie Luo
|
3d3ed5e4d1
|
Fix gen_binary_expression for the new verible
|
2022-05-09 17:49:07 +08:00 |
|
Guojie Luo
|
ed0e2b44e6
|
Add a debug message in expression.rs
|
2022-05-09 15:18:59 +08:00 |
|
Guojie Luo
|
9c72888ba7
|
Maintain SyntaxTable for I/O ports
|
2022-05-06 10:26:22 +08:00 |
|
Yanting Zhang
|
9e63fe397e
|
Update nonblocking_assignment_statement.rs
|
2022-05-05 23:38:30 +08:00 |
|
Yanting Zhang
|
f8fcc5dad5
|
Update nonblocking_assignment_statement.rs
|
2022-05-05 22:33:16 +08:00 |
|
Yanting Zhang
|
0c5fd130ac
|
Update module_declaration.rs
|
2022-05-05 19:57:16 +08:00 |
|
Yanting Zhang
|
2ee9f93b94
|
Update module_declaration.rs
|
2022-05-05 19:38:29 +08:00 |
|
Yanting Zhang
|
ee6744d6c3
|
Update module_declaration.rs
|
2022-05-05 18:11:23 +08:00 |
|
Yanting Zhang
|
566d5e1a11
|
Update module_declaration.rs
|
2022-05-05 18:08:22 +08:00 |
|
Yanting Zhang
|
3452680675
|
Update module_declaration.rs
|
2022-05-05 18:04:43 +08:00 |