mirror of https://github.com/llvm/circt.git
76f3ca59f0
Add an option to ImportVerilog to enable debug info generation. If set, the Verilog importer should generate additional `dbg.*` ops in the IR to track variables and constants defined by the user in the Verilog source text. No such ops are generated yet. Also add a corresponding `-g` option to `circt-verilog`. |
||
---|---|---|
.. | ||
CMakeLists.txt | ||
circt-verilog.cpp |