.. |
arcilator
|
[Arc] Improve LowerState to never produce read-after-write conflicts (#7703)
|
2024-10-28 14:57:03 -07:00 |
circt-as
|
[CMake] Implement add_circt_tool() (#5821)
|
2023-08-10 18:37:45 -05:00 |
circt-bmc
|
[circt-bmc] Fix elif -> else to make it compile without execution engine
|
2024-09-30 15:34:37 +02:00 |
circt-cocotb-driver
|
Move cocotb driver to separate tool (#5279)
|
2023-05-30 09:48:47 +02:00 |
circt-dis
|
[CMake] Implement add_circt_tool() (#5821)
|
2023-08-10 18:37:45 -05:00 |
circt-lec
|
[circt-lec] Register Verif dialects (#7744)
|
2024-10-28 20:49:45 +09:00 |
circt-lsp-server
|
[CMake] Implement add_circt_tool() (#5821)
|
2023-08-10 18:37:45 -05:00 |
circt-opt
|
[CMake] Consistently declare conversion libraries and simplify circt-opt link target list (#7610)
|
2024-09-19 20:35:45 +01:00 |
circt-reduce
|
[Moore] Fix mem2reg implementation (#7498)
|
2024-08-09 20:15:45 -07:00 |
circt-rtl-sim
|
[RTL sim] Add option to run verilator with valgrind
|
2023-12-11 23:59:16 +00:00 |
circt-synth
|
[AIGToComb] [circt-synth] Add a AIG to Comb conversion pass (#7742)
|
2024-10-29 14:15:41 +09:00 |
circt-test
|
[Verif] Add ignore attribute to formal (#7719)
|
2024-10-31 16:25:00 -07:00 |
circt-translate
|
[circt-translate] Make ImportVerilog registration conditional
|
2024-02-21 12:12:23 -08:00 |
circt-verilog
|
[ImportVerilog] Add debug info switch
|
2024-09-24 16:48:17 -07:00 |
firtool
|
[firtool] Add option to specify default layer specialization mode
|
2024-07-30 13:43:29 -07:00 |
handshake-runner
|
[Handshake] Use free variants of isa/cast/dyn_cast
|
2024-04-28 15:57:40 +02:00 |
hlstool
|
Bump LLVM (#7223)
|
2024-06-26 13:19:37 -07:00 |
ibistool
|
Bump LLVM (#7223)
|
2024-06-26 13:19:37 -07:00 |
om-linker
|
bump llvm to tip of main (#7440)
|
2024-08-09 17:10:30 -05:00 |
py-split-input-file
|
[PyCDE] Add .py ext to py-split-input-file to make Windows happy
|
2022-06-17 14:13:46 +02:00 |
CMakeLists.txt
|
[circt-synth] Add circt-synth driver
|
2024-10-26 16:18:17 +09:00 |