Go to file
abejgonzalez 9199a02e1e add literal references | cleanup firrtl-transform-docs [ci skip] 2019-09-25 13:21:01 -07:00
.circleci run remote builds using separate ivy2/sbt directories 2019-09-06 18:51:55 -07:00
.githooks ignore docs using a github webhook 2019-08-29 23:43:08 -07:00
docs add literal references | cleanup firrtl-transform-docs [ci skip] 2019-09-25 13:21:01 -07:00
generators add literal references | cleanup firrtl-transform-docs [ci skip] 2019-09-25 13:21:01 -07:00
project make firrtl-interpreter a submodule instead of depending on external snapshot 2019-09-12 00:19:55 +08:00
scripts Merge pull request #218 from ucb-bar/ignore-docs-ci 2019-09-04 19:49:53 -07:00
sims Merge pull request #238 from ucb-bar/vcs-vpd-fix 2019-09-16 10:59:46 -07:00
tests make big-blkdev test less big 2019-09-06 16:04:10 -07:00
toolchains bump sha3 and tools for xs setup 2019-08-26 10:43:43 -07:00
tools make firrtl-interpreter a submodule instead of depending on external snapshot 2019-09-12 00:19:55 +08:00
vlsi Switch to auto-generated hammer makefile fragment (#181) 2019-07-26 16:34:49 -07:00
.ciignore ignore docs using a github webhook 2019-08-29 23:43:08 -07:00
.ctags makefile changes/split | add scripts 2019-04-15 10:17:41 -07:00
.ctagsignore makefile changes/split | add scripts 2019-03-12 14:39:15 -07:00
.gitignore Ignore hammer log files (#200) 2019-08-15 08:46:37 -07:00
.gitmodules make firrtl-interpreter a submodule instead of depending on external snapshot 2019-09-12 00:19:55 +08:00
.readthedocs.yml readthedocs fix 2019-05-14 22:16:29 -07:00
LICENSE fixup licensing and attribution 2017-06-23 13:12:57 -07:00
README.md Update README.md with proper CI/readthedocs links 2019-07-16 15:03:28 -07:00
build.sbt [sbt] Use tools/chisel3 not rocketchip/chisel3 2019-09-12 20:32:33 -07:00
common.mk add literal references | cleanup firrtl-transform-docs [ci skip] 2019-09-25 13:21:01 -07:00
variables.mk Merge pull request #221 from ucb-bar/comment-sim-files 2019-09-02 19:36:19 -07:00

README.md

Chipyard Framework CircleCI

Using Chipyard

To get started using Chipyard, see the documentation on the Chipyard documentation site: https://chipyard.readthedocs.io/en/latest/

What is Chipyard

Chipyard is an open source starter template for your custom Chisel project. It will allow you to leverage the Chisel HDL, Rocket Chip SoC generator, and other Berkeley projects to produce a RISC-V SoC with everything from MMIO-mapped peripherals to custom accelerators. It contains processor cores (Rocket, BOOM), accelerators (Hwacha), FPGA simulation tools (FireSim), ASIC tools (HAMMER) and other tooling to help create a full featured SoC. Chipyard is actively developed in the Berkeley Architecture Research Group in the Electrical Engineering and Computer Sciences Department at the University of California, Berkeley.

Resources