replica
/
hqjenny-chipyard
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Merge pull request #162 from ucb-bar/vlsi-make-name 

Update vlsi/Makefile to match variables.mk naming
This commit is contained in:
Abraham Gonzalez 2019-07-18 17:56:53 -07:00 committed by GitHub
parent 7a55b74ed2 b76e896598
commit de51c91881
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vlsi/Makefile
View File

@ -44,7 +44,7 @@ ROCKET_SRCS = \
$(ROCKET_SRC_DIR)/plusarg_reader.v \
$(ROCKET_SRC_DIR)/EICG_wrapper.v \
ALL_RTL = $(ROCKET_SRCS) $(VERILOG_FILE) $(SMEMS_FILE)
ALL_RTL = $(ROCKET_SRCS) $(TOP_FILE) $(TOP_SMEMS_FILE)
CLOCK_DOMAINS = $(build_dir)/$(long_name).domains