replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Resolving MSVC warnings about switch statements with a default label, but no case labels. No functional changes intended. 

llvm-svn: 209126
This commit is contained in:
Aaron Ballman 2014-05-19 14:29:04 +00:00
parent 6dd790c617
commit 0dfed533ec
2 changed files with 6 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
llvm/lib/Target/ARM64/ARM64InstrInfo.cpp
View File

@ -827,14 +827,11 @@ bool ARM64InstrInfo::optimizeCompareInstr(
/// Return true if this is this instruction has a non-zero immediate
bool ARM64InstrInfo::hasNonZeroImm(const MachineInstr *MI) const {
switch (MI->getOpcode()) {
default:
if (MI->getOperand(3).isImm()) {
unsigned val = MI->getOperand(3).getImm();
return (val != 0);
}
break;
if (MI->getOperand(3).isImm()) {
unsigned val = MI->getOperand(3).getImm();
return (val != 0);
}
return false;
}

6
llvm/lib/Target/R600/AMDGPUMCInstLower.cpp
View File

@ -37,10 +37,8 @@ AMDGPUMCInstLower::AMDGPUMCInstLower(MCContext &ctx, const AMDGPUSubtarget &st):
{ }
enum AMDGPUMCInstLower::SISubtarget
AMDGPUMCInstLower::AMDGPUSubtargetToSISubtarget(unsigned Gen) const {
switch (Gen) {
default: return AMDGPUMCInstLower::SI;
}
AMDGPUMCInstLower::AMDGPUSubtargetToSISubtarget(unsigned) const {
return AMDGPUMCInstLower::SI;
}
unsigned AMDGPUMCInstLower::getMCOpcode(unsigned MIOpcode) const {