fpga-pynq/simulation/.gitignore

8 lines
70 B
Plaintext

/DVEfiles
/csrc
/simv-*
/output
/src/verilog/*.v
/ucli.key
/vc_hdrs.h