hustos
/
fpga-pynq
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
208 Commits 8 Branches 0 Tags 42 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Howard Mao 1ef84b9171 make sure simulation directory has src/verilog folder 2016-10-17 16:26:21 -07:00
Howard Mao bf036fb956 start implementing alternate adapter interface 2016-09-29 12:44:47 -07:00