terapines
/
circt
mirror of https://github.com/llvm/circt.git
2
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

[FIRRTL] Add AddSeqMemPorts Anno to LowerAnnotations (#3508)

This commit is contained in:
Andrew Young 2022-07-12 07:55:26 -07:00 committed by GitHub
parent cd138aba3b
commit fb6e84222b
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 11 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
include/circt/Dialect/FIRRTL/AnnotationDetails.h
View File

@ -183,6 +183,12 @@ constexpr const char *extractClockGatesAnnoClass =
constexpr const char *extractSeqMemsAnnoClass =
"sifive.enterprise.firrtl.ExtractSeqMemsFileAnnotation";
// AddSeqMemPort Annotations
constexpr const char *addSeqMemPortAnnoClass =
"sifive.enterprise.firrtl.AddSeqMemPortAnnotation";
constexpr const char *addSeqMemPortsFileAnnoClass =
"sifive.enterprise.firrtl.AddSeqMemPortsFileAnnotation";
} // namespace firrtl
} // namespace circt

4
lib/Dialect/FIRRTL/Transforms/AddSeqMemPorts.cpp
View File

@ -145,11 +145,11 @@ LogicalResult AddSeqMemPortsPass::processAnnos(CircuitOp circuit) {
AnnotationSet::removeAnnotations(circuit, [&](Annotation anno) {
if (error)
return false;
if (anno.isClass("sifive.enterprise.firrtl.AddSeqMemPortAnnotation")) {
if (anno.isClass(addSeqMemPortAnnoClass)) {
error = failed(processAddPortAnno(loc, anno));
return true;
}
if (anno.isClass("sifive.enterprise.firrtl.AddSeqMemPortsFileAnnotation")) {
if (anno.isClass(addSeqMemPortsFileAnnoClass)) {
error = failed(processFileAnno(loc, metadataDir, anno));
return true;
}

4
lib/Dialect/FIRRTL/Transforms/LowerAnnotations.cpp
View File

@ -384,7 +384,9 @@ static const llvm::StringMap<AnnoRecord> annotationRecords{{
{extractCoverageAnnoClass, NoTargetAnnotation},
{dftTestModeEnableAnnoClass, {stdResolve, applyWithoutTarget<true>}},
{runFIRRTLTransformAnnoClass, {noResolve, drop}},
{mustDedupAnnoClass, NoTargetAnnotation}
{mustDedupAnnoClass, NoTargetAnnotation},
{addSeqMemPortAnnoClass, NoTargetAnnotation},
{addSeqMemPortsFileAnnoClass, NoTargetAnnotation}
}};