terapines
/
circt
mirror of https://github.com/llvm/circt.git
2
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

[FIRRTL] Replaced 'replicate' to correctly named 'replace' flags (#7442) 

Renamed and replaced shouldReplicateSequentialMemories to shouldReplaceSequentialMemories per issue #7384
This commit is contained in:
jpien13 2024-08-06 17:47:47 -04:00 committed by GitHub
parent 1645d71c1d
commit 1a8f82e7a6
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
include/circt/Firtool/Firtool.h
View File

@ -96,7 +96,7 @@ public:
return allowAddingPortsOnPublic;
}
bool shouldConvertProbesToSignals() const { return probesToSignals; }
bool shouldReplicateSequentialMemories() const { return replSeqMem; }
bool shouldReplaceSequentialMemories() const { return replSeqMem; }
bool shouldDisableOptimization() const { return disableOptimization; }
bool shouldLowerMemories() const { return lowerMemories; }
bool shouldDedup() const { return !noDedup; }

8
lib/Firtool/Firtool.cpp
View File

@ -78,7 +78,7 @@ LogicalResult firtool::populateCHIRRTLToLowFIRRTL(mlir::PassManager &pm,
pm.nest<firrtl::CircuitOp>().addPass(firrtl::createInferWidthsPass());
pm.nest<firrtl::CircuitOp>().addPass(
firrtl::createMemToRegOfVecPass(opt.shouldReplicateSequentialMemories(),
firrtl::createMemToRegOfVecPass(opt.shouldReplaceSequentialMemories(),
opt.shouldIgnoreReadEnableMemories()));
pm.nest<firrtl::CircuitOp>().addPass(firrtl::createInferResetsPass());
@ -161,7 +161,7 @@ LogicalResult firtool::populateCHIRRTLToLowFIRRTL(mlir::PassManager &pm,
pm.nest<firrtl::CircuitOp>().nest<firrtl::FModuleOp>().addPass(
firrtl::createInferReadWritePass());
if (opt.shouldReplicateSequentialMemories())
if (opt.shouldReplaceSequentialMemories())
pm.nest<firrtl::CircuitOp>().addPass(firrtl::createLowerMemoryPass());
pm.nest<firrtl::CircuitOp>().addPass(firrtl::createPrefixModulesPass());
@ -176,7 +176,7 @@ LogicalResult firtool::populateCHIRRTLToLowFIRRTL(mlir::PassManager &pm,
pm.addNestedPass<firrtl::CircuitOp>(firrtl::createAddSeqMemPortsPass());
pm.addPass(firrtl::createCreateSiFiveMetadataPass(
opt.shouldReplicateSequentialMemories(),
opt.shouldReplaceSequentialMemories(),
opt.getReplaceSequentialMemoriesFile()));
pm.addNestedPass<firrtl::CircuitOp>(firrtl::createExtractInstancesPass());
@ -303,7 +303,7 @@ LogicalResult firtool::populateHWToSV(mlir::PassManager &pm,
FirtoolOptions::RandomKind::Mem),
/*disableRegRandomization=*/
!opt.isRandomEnabled(FirtoolOptions::RandomKind::Reg),
/*replSeqMem=*/opt.shouldReplicateSequentialMemories(),
/*replSeqMem=*/opt.shouldReplaceSequentialMemories(),
/*readEnableMode=*/opt.shouldIgnoreReadEnableMemories()
? seq::ReadEnableMode::Ignore
: seq::ReadEnableMode::Undefined,