mirror of https://github.com/llvm/circt.git
[FIRRTL] docs: fullasync annotation targets signal not module. (#6986)
This commit is contained in:
parent
79f0f81383
commit
00036d73a5
|
@ -481,17 +481,20 @@ Example:
|
|||
| class | string | `sifive.enterprise.firrtl.FullAsyncResetAnnotation` |
|
||||
| target | string | Reference target |
|
||||
|
||||
Indicates that all reset-less registers which are children of the target will
|
||||
have an asynchronous reset attached, with a reset value of 0.
|
||||
|
||||
A module targeted by this annotation is not allowed to reside in multiple
|
||||
The target must be a signal that is or is inferred to be an asynchronous reset.
|
||||
|
||||
Indicates that all reset-less registers which are children of the module containing
|
||||
the target will have the asynchronous reset targeted attached, with a reset value of 0.
|
||||
|
||||
The module containing the target of this annotation is not allowed to reside in multiple
|
||||
hierarchies.
|
||||
|
||||
Example:
|
||||
```json
|
||||
{
|
||||
"class": "sifive.enterprise.firrtl.FullAsyncResetAnnotation",
|
||||
"target": "~Foo|Bar/d:Baz"
|
||||
"target": "~Foo|Bar/d:Baz>reset"
|
||||
}
|
||||
```
|
||||
|
||||
|
|
Loading…
Reference in New Issue