terapines
/
circt
mirror of https://github.com/llvm/circt.git
2
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
circt/tools/CMakeLists.txt

23 lines
614 B
CMake
Raw Normal View History

[Arc] Add arcilator convenience tool (#4700) Add the `arcilator` convenience tool to make experimenting with the dialect easier. The intended pass sequence performs the full conversion from a circuit cut along port boundaries (through modules) to a circuit cut along the state elements (through arcs). The tool simply executes this pass pipeline. Co-authored-by: Martin Erhart <maerhart@outlook.com> Co-authored-by: Zachary Yedidia <zyedidia@gmail.com>
2023-03-13 07:39:31 +08:00
add_subdirectory(arcilator)
circt-{as,dis}: init basic MLIR <--> MLIRBC utilities. (#3941)
2022-09-22 23:43:31 +08:00
add_subdirectory(circt-as)
Move cocotb driver to separate tool (#5279) Turns out the cocotb driver is useful for things other than handshake... moves the cocotb driver to a separate tool folder, and modifies handshake tests accordingly.
2023-05-30 15:48:47 +08:00
add_subdirectory(circt-cocotb-driver)
circt-{as,dis}: init basic MLIR <--> MLIRBC utilities. (#3941)
2022-09-22 23:43:31 +08:00
add_subdirectory(circt-dis)
[circt-lec] Introduce the `circt-lec` tool (#3991) A logical equivalence checking tool for CIRCT. As of now it covers some basic `hw` operations and the whole `comb` dialect. Z3 acts as the logical backend and has been introduced as a build dependency for the tool. Furthermore, regression tests for part of the implemented operations and features have been written. Co-authored-by: Hideto Ueno <uenoku.tokotoko@gmail.com>
2023-05-02 00:02:20 +08:00
add_subdirectory(circt-lec)
Add `circt-lsp-server` tool which can be used with the MLIR VSCode extension (#2199)
2021-11-18 04:16:30 +08:00
add_subdirectory(circt-lsp-server)
Mechanical rename of cirt -> circt.
2020-06-18 01:19:08 +08:00
add_subdirectory(circt-opt)
Add circt-reduce Add a `circt-reduce` utility, which basically follows the "build a custom mlir-reduce" steps described in the MLIR documentation. The intent here is to have a first step towards a CIRCT-specific reduction utility. At a later stage, we may want to start populating the reducer framework with reduction patterns specific to CIRCT (like fan-in/-out cone isolation, port removal, etc).
2021-08-03 01:14:54 +08:00
add_subdirectory(circt-reduce)
[lit] RTL simulation script with Verilator and Questa support (#334) * [Tests] [Questa] If found, provide feature and path * Abstraction script and moving existing test * Default sim * Passing default simulator through env var * Adding default driver.sv * Various bug fixes * Argparse wasn't working properly * Don't touch files in test/ * Creating a default for commercial simulation * Making circt-rtl-sim a tool not a util script * Removing old comment * Adding 'rtl-sim' feature and renaming 'comsim' to 'ieee-sim'
2020-12-23 06:30:25 +08:00
add_subdirectory(circt-rtl-sim)
Mechanical rename of cirt -> circt.
2020-06-18 01:19:08 +08:00
add_subdirectory(circt-translate)
[ESI] Convert cosim integration test "lit format" to tool (#445) * [ESI] Convert cosim integration test to tool * Point to the lib when launching cosim * Fix copy-paste error * Switch to using new DPI capability of circt-rtl-sim
2021-01-14 07:00:27 +08:00
add_subdirectory(esi)
Import handshake dialect
2020-06-18 05:14:02 +08:00
add_subdirectory(handshake-runner)
Introduce a new 'firtool' command with a simplified user interface.
2020-04-22 05:38:09 +08:00
add_subdirectory(firtool)
Merge LLHD project into CIRCT (#14) * Merge LLHD project into CIRCT * Split LLHDOps.td into multiple smaller files * move LLHDToLLVM init definition and prune includes * Format tablegen files with 2 space indent, 80 col width; move out trait helper function * Move implementation logic from LLHDOps.h to cpp file * Empty lines for breathing space; nicer operation separators * Move simulator to Dialect/LLHD/Simulator * move `State.h` and `signal-runtime-wrappers.h` to lib directory * pass ModuleOp by value * make getters const, return ModuleOp by value * Use isa, cast, dyn_cast appropriately * wrap struct in anon namespace; make helpers static * [cmake] Fold into LINK_LIBS * fix for loops * replace floating point with `divideCeil` * prune redundant includes * make llhd-sim helpers static * remove StandardToLLVM pass registration * move verilog printer to cpp file, add global function as public API * Move transformation pass base classes and registration to lib, add file header boilerplate * Few improvements * Return diagnostics directly * isa instead of kindof * Improve walks * etc. * add 'using namespace llvm;' again * Always pass a location when creating new ops * Improve cmake files * remove unnecessary `LLVMSupport` links. * add `PUBLIC` where missing. * move LLVMCore under `LINK_COMPONENTS`. * Add file headers and improve simulator comments * Some LLHDToLLVM improvements * Fix walks. * Use `std::array` instead of `SmallVector` when resize is not needed. * Fix a potential sefgault by passing an ArrayRef with no data owner. * Remove some unnecessary steps. * Remove some unnecessary const strings. * Add new LowerToLLVMOptions argument The new argument was added in 10643c9ad85bf072816bd271239281ec50a52e31. * Add missing file header boilerplate and newline * Improve for-loop * use static instead of anonymous namespace for functions * fit to 80 columns, cast instead of dyn_cast * Changes for LLVM update * use llvm format instead of std::stringstream and iomanip Co-authored-by: rodonisi <simon@rodoni.ch>
2020-07-03 02:04:33 +08:00
add_subdirectory(llhd-sim)
[om-linker] Set up boilerplate; parse and concat modules (#5693) This commit is based on firld work by Will. This commit adds a boilerplate and minimal implementation for `om-linker` which aims to link separated objectmodel IRs into a single IR. With this PR `om-linker` is able to read input MLIR files, and concat into a single MLIR file without flattening ModuleOp. Currently it doesn't perform any symbol resolution. For instance, we link following IR ```a.mlir om.class @A(%arg: i1) {} ``` ```b.mlir om.class.extern @A(%arg: i1) {} om.class @b(%arg: i2) {} ``` `$ om-linker a.mlir b.mlir` ```mlir module { module { om.class @A(%arg: i1) {} } module { om.class.extern @A(%arg: i1) {} om.class @b(%arg: i2) {} } } ``` The actual linking pass will be added in a follow-up PR. Co-authored-by: Will Dietz <will.dietz@sifive.com>
2023-07-27 16:06:27 +08:00
add_subdirectory(om-linker)
Add py-split-input-file for better python test support (#3356) Writing failing tests for PyCDE code gets cumbersome, quickly, without --split-input-file behaviour like we're used to in opt tools. This commit adds a small python script which splits an input file based on a split token (# -----) and executes each split separately, catching any exceptions which might be thrown.
2022-06-16 01:56:13 +08:00
add_subdirectory(py-split-input-file)
[hlstool] Add hlstool for composing high-level abstractions and passes (#3866) ... the long awaited. This intends to be a mostly boilerplate-y commit for introducing an `hlstool` to circt. The goal is fairly clear - provide a tool which composes the various passes and abstractions in CIRCT which care about high-level design/synthesis. By doing so, the tool intends to take out the guesswork in terms of how these abstractions are to be composed, as well as when and where to run a pass. Benefits should be fairly immediate - both in terms of reducing the verbosity of integration tests (many of which currently have to manually describe a fairly long pass pipeline) as well as for newcomers to CIRCT, which can be pointed to a tool/pass pipeline that shows a verified phase ordering of lowering/transformation passes. As for tests, this commit includes modifications to most of the Handshake integration tests using the 'all' driver. To replace all tests, a follow-up commit should define how to handle flow-specific arguments to `hlstool`.
2022-09-13 01:30:35 +08:00
add_subdirectory(hlstool)
[Ibis] Add ibistool (#6206) Adds `ibistool` - a tool for driving Ibis lowerings. The tool has two modes - low-level and high-level Ibis lowering. Alongside this, introduce a set of Ibis pass pipelines which other users may load to ensure that they're lowering ibis constructs in the standard order.
2023-09-28 16:14:20 +08:00
add_subdirectory(ibistool)
[ImportVerilog] Add Slang frontend dependency (#6620) This is the first PR in a longer chain that adds basic SV support to CIRCT. Add the Slang Verilog frontend as a CIRCT dependency. This will be the foundation for CIRCT's Verilog parsing, elaboration, type checking, and lowering to the core dialects. By default, Slang is built as a static library from scratch, which is then linked into the new `ImportVerilog` conversion. Alternatively, CIRCT can also be linked against a local Slang installation provided by the system. Add the `ImportVerilog` conversion library. This library statically links in the Slang dependency and wraps it in an exception-safe, LLVM-style API. Currently this only consists of the `getSlangVersion` function and the necessary linking flags to get it to link statically against Slang. Add the `circt-verilog` tool, which will provide a fully-flegded interface to the new `ImportVerilog` library. Later on we'll also add an MLIR translation library for single-file SV import. But in general, SV builds take a lot of command line options (macros, search paths, etc.) and multiple input files, which is why we have a dedicated tool. All the tool does at the moment is print the linked Slang version. More to come. Note that this intentionally links against **version 3** of Slang. Newer versions are available -- 4 and 5 as of this commit -- but they rely on fairly new C++ compiler features that didn't work out of the box in our CI images. We'll eventually want to upgrade, but for now Slang 3 is sufficient to get the ball rolling. See https://github.com/MikePopoloski/slang for details on Slang. Co-authored-by: ShiZuoye <albertethon@163.com> Co-authored-by: hunterzju <hunter_ht@zju.edu.cn> Co-authored-by: 孙海龙 <hailong.sun@terapines.com>
2024-01-31 05:22:00 +08:00
if(CIRCT_SLANG_FRONTEND_ENABLED)
add_subdirectory(circt-verilog)
endif()