Add reference to FireSim in FPGA section of README
This commit is contained in:
parent
a2d905ef13
commit
fb997f786c
|
@ -332,7 +332,8 @@ You can generate synthesizable Verilog with the following commands:
|
||||||
The Verilog used for the FPGA tools will be generated in
|
The Verilog used for the FPGA tools will be generated in
|
||||||
vsim/generated-src. Please proceed further with the directions shown in
|
vsim/generated-src. Please proceed further with the directions shown in
|
||||||
the [README](https://github.com/sifive/freedom/README.md)
|
the [README](https://github.com/sifive/freedom/README.md)
|
||||||
of the freedom repository.
|
of the freedom repository. You can also run Rocket Chip on Amazon EC2 F1
|
||||||
|
with [FireSim](https://github.com/firesim/firesim).
|
||||||
|
|
||||||
|
|
||||||
If you have access to VCS, you will be able to run assembly
|
If you have access to VCS, you will be able to run assembly
|
||||||
|
|
Loading…
Reference in New Issue