replica
/
hqjenny-rocket-chip
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Merge pull request #1815 from freechipsproject/correct_the_csr_cover_point 

Removing the CSR.R as a measure of accessing the csr
This commit is contained in:
Srivatsa Yogendra 2019-02-03 16:00:40 -08:00 committed by GitHub
parent 182178d943 0dc7ede275
commit f923a082b2
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/CSR.scala
View File

@ -657,7 +657,7 @@ class CSRFile(
// cover access to register
read_mapping.foreach( {case (k, v) => {
cover(io.rw.cmd.isOneOf(CSR.W, CSR.S, CSR.C, CSR.R) && io.rw.addr===k, "CSR_access_"+k.toString, "Cover Accessing Core CSR field")
cover(io.rw.cmd.isOneOf(CSR.W, CSR.S, CSR.C) && io.rw.addr===k, "CSR_access_"+k.toString, "Cover Accessing Core CSR field")
}})
val set_fs_dirty = Wire(init = io.set_fs_dirty.getOrElse(false.B))