replica
/
hqjenny-rocket-chip
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Add another condition to rocket clock enable (#1686)

This commit is contained in:
Andrew Waterman 2018-11-02 15:09:48 -07:00 committed by GitHub
parent 4c02fcf2d9
commit 5627b138ae
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/RocketCore.scala
View File

@ -775,7 +775,7 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
// gate the clock
if (rocketParams.clockGate) {
long_latency_stall := csr.io.csr_stall || io.dmem.perf.blocked
clock_en := clock_en_reg || (!long_latency_stall && io.imem.resp.valid)
clock_en := clock_en_reg || ex_pc_valid || (!long_latency_stall && io.imem.resp.valid)
clock_en_reg :=
ex_pc_valid || mem_pc_valid || wb_pc_valid || // instruction in flight
io.ptw.customCSRs.disableCoreClockGate || // chicken bit