2014-09-01 11:26:55 +08:00
|
|
|
#--------------------------------------------------------------------
|
|
|
|
# Sources
|
|
|
|
#--------------------------------------------------------------------
|
|
|
|
|
|
|
|
# Verilog sources
|
|
|
|
|
2017-03-28 12:24:44 +08:00
|
|
|
bb_vsrcs = \
|
2018-03-22 07:39:22 +08:00
|
|
|
$(vsrc)/plusarg_reader.v \
|
|
|
|
$(vsrc)/ClockDivider2.v \
|
|
|
|
$(vsrc)/ClockDivider3.v \
|
|
|
|
$(vsrc)/AsyncResetReg.v \
|
2018-09-14 08:38:47 +08:00
|
|
|
$(vsrc)/EICG_wrapper.v \
|
2016-08-20 00:46:43 +08:00
|
|
|
|
2014-09-01 11:26:55 +08:00
|
|
|
sim_vsrcs = \
|
2018-03-22 07:39:22 +08:00
|
|
|
$(generated_dir)/$(long_name).v \
|
|
|
|
$(generated_dir)/$(long_name).behav_srams.v \
|
|
|
|
$(vsrc)/$(TB).v \
|
|
|
|
$(vsrc)/SimDTM.v \
|
|
|
|
$(vsrc)/SimJTAG.v \
|
|
|
|
$(bb_vsrcs)
|
2014-09-01 11:26:55 +08:00
|
|
|
|
|
|
|
# C sources
|
|
|
|
|
|
|
|
sim_csrcs = \
|
2018-03-22 07:39:22 +08:00
|
|
|
$(csrc)/SimDTM.cc \
|
|
|
|
$(csrc)/SimJTAG.cc \
|
|
|
|
$(csrc)/remote_bitbang.cc
|
2014-09-01 11:26:55 +08:00
|
|
|
|
2014-09-05 00:49:57 +08:00
|
|
|
#--------------------------------------------------------------------
|
|
|
|
# Build Verilog
|
|
|
|
#--------------------------------------------------------------------
|
|
|
|
|
|
|
|
verilog: $(sim_vsrcs)
|
|
|
|
|
|
|
|
.PHONY: verilog
|
|
|
|
|
2014-09-01 11:26:55 +08:00
|
|
|
#--------------------------------------------------------------------
|
|
|
|
# Build rules
|
|
|
|
#--------------------------------------------------------------------
|
|
|
|
|
|
|
|
VCS = vcs -full64
|
|
|
|
|
2014-09-25 21:43:03 +08:00
|
|
|
VCS_OPTS = -notice -line +lint=all,noVCDE,noONGS,noUI -error=PCWM-L -timescale=1ns/10ps -quiet \
|
2014-09-01 11:26:55 +08:00
|
|
|
+rad +v2k +vcs+lic+wait \
|
|
|
|
+vc+list -CC "-I$(VCS_HOME)/include" \
|
|
|
|
-CC "-I$(RISCV)/include" \
|
|
|
|
-CC "-std=c++11" \
|
|
|
|
-CC "-Wl,-rpath,$(RISCV)/lib" \
|
|
|
|
$(RISCV)/lib/libfesvr.so \
|
2016-06-24 11:54:07 +08:00
|
|
|
-sverilog \
|
2015-10-31 12:14:33 +08:00
|
|
|
+incdir+$(generated_dir) \
|
2016-08-20 05:44:48 +08:00
|
|
|
+define+CLOCK_PERIOD=1.0 $(sim_vsrcs) $(sim_csrcs) \
|
2016-04-02 07:40:13 +08:00
|
|
|
+define+PRINTF_COND=$(TB).printf_cond \
|
2016-08-16 13:03:03 +08:00
|
|
|
+define+STOP_COND=!$(TB).reset \
|
2016-08-30 03:29:01 +08:00
|
|
|
+define+RANDOMIZE_MEM_INIT \
|
|
|
|
+define+RANDOMIZE_REG_INIT \
|
|
|
|
+define+RANDOMIZE_GARBAGE_ASSIGN \
|
|
|
|
+define+RANDOMIZE_INVALID_ASSIGN \
|
2018-08-22 08:44:45 +08:00
|
|
|
+define+RANDOMIZE_DELAY=2 \
|
2014-09-01 11:26:55 +08:00
|
|
|
+libext+.v \
|
|
|
|
|
|
|
|
#--------------------------------------------------------------------
|
|
|
|
# Build the simulator
|
|
|
|
#--------------------------------------------------------------------
|
|
|
|
|
2016-09-20 04:46:45 +08:00
|
|
|
simv = $(sim_dir)/simv-$(PROJECT)-$(CONFIG)
|
2017-02-03 11:24:55 +08:00
|
|
|
$(simv) : $(sim_vsrcs) $(sim_csrcs)
|
2014-09-01 11:26:55 +08:00
|
|
|
cd $(sim_dir) && \
|
2015-11-06 08:42:05 +08:00
|
|
|
rm -rf csrc && \
|
2014-09-01 11:26:55 +08:00
|
|
|
$(VCS) $(VCS_OPTS) -o $(simv) \
|
2015-06-26 14:17:35 +08:00
|
|
|
-debug_pp \
|
2014-09-01 11:26:55 +08:00
|
|
|
|
2016-09-20 04:46:45 +08:00
|
|
|
simv_debug = $(sim_dir)/simv-$(PROJECT)-$(CONFIG)-debug
|
2017-02-03 11:24:55 +08:00
|
|
|
$(simv_debug) : $(sim_vsrcs) $(sim_csrcs)
|
2014-09-01 11:26:55 +08:00
|
|
|
cd $(sim_dir) && \
|
2015-11-06 08:42:05 +08:00
|
|
|
rm -rf csrc && \
|
2014-09-01 11:26:55 +08:00
|
|
|
$(VCS) $(VCS_OPTS) -o $(simv_debug) \
|
|
|
|
+define+DEBUG -debug_pp \
|
|
|
|
|
|
|
|
#--------------------------------------------------------------------
|
|
|
|
# Run
|
|
|
|
#--------------------------------------------------------------------
|
|
|
|
|
|
|
|
seed = $(shell date +%s)
|
2018-03-08 14:59:04 +08:00
|
|
|
exec_simv = $(simv) +permissive -q +ntb_random_seed_automatic +permissive-off
|
|
|
|
exec_simv_debug = $(simv_debug) +permissive -q +ntb_random_seed_automatic +permissive-off
|