Go to file

Jenny Huang a3047c5763 Add args to generate soc		2019-11-03 03:10:54 -08:00
examples	Update examples/scripts to force user define accel in accel.c	2019-11-03 01:44:31 -08:00
patches	Add XSim patch	2019-11-01 02:00:03 -07:00
scripts	Add args to generate soc	2019-11-03 03:10:54 -08:00
workloads	Create base centrifuge linux workload with linux branch. Also adds in	2019-10-31 19:54:45 -04:00
.gitignore	Add firesim configure to ignore dangling wires in firrtl	2019-11-02 00:54:32 +00:00
.gitmodules	Create base centrifuge linux workload with linux branch. Also adds in	2019-10-31 19:54:45 -04:00
README.md	Update README.md	2019-11-01 03:08:40 -07:00
env.sh	Add env.sh	2019-11-03 10:11:19 +00:00

README.md

Centrifuge - A Unified Approach to Generate RISC-V Accelerator SoC

1. Chipyard and FireSim Setup

Set up AWS machine following Firesim Setting up your Manager Instance
Before initializing Chipyard, enable make/gcc 4.x.x

source scl_source enable devtoolset-8

Follow Chipyard Tutorial Quick Start and FireSim FPGA-Accelerated-Simulation

git clone https://github.com/ucb-bar/chipyard.git
cd chipyard
./scripts/init-submodules-no-riscv-tools.sh
./scripts/build-toolchains.sh
source ./scripts/env.sh

./scripts/firesim-setup.sh --fast
cd sims/firesim
source sourceme-f1-manager.sh

Generate the accelerator SoC defined in accel.json

cd tools/centrifuge/scripts
source hls-setup.sh
perl generate_soc.pl accel.json

Run Verilator Simulation
Generate FireSim Image