984997b3a0
It is now possible to coalesce weird skewed sub-register copies by
picking a super-register class larger than both original registers. The
included test case produces code like this:
vld2.32 {d16, d17, d18, d19}, [r0]!
vst2.32 {d18, d19, d20, d21}, [r0]
We still perform interference checking as if it were a normal full copy
join, so this is still quite conservative. In particular, the f1 and f2
functions in the included test case still have remaining copies because
of false interference.
llvm-svn: 156878
|
||
|---|---|---|
| .. | ||
| ARM | ||
| CPP | ||
| CellSPU | ||
| Generic | ||
| Hexagon | ||
| MBlaze | ||
| MSP430 | ||
| Mips | ||
| NVPTX | ||
| PTX | ||
| PowerPC | ||
| SPARC | ||
| Thumb | ||
| Thumb2 | ||
| X86 | ||
| XCore | ||