5cc2417532
Added test that attempts to write a value to each general purpose register that is bit-flipped from the initial read value. It then reads it back to see if it takes. Right now I just assert that at least one register bit flip write succeeds. I added a note that on the MacOSX x86_64 debugserver case, the only writes that succeed from the GPR set are rax thru rdx, rdi, rsi and rbp. The failures are E32 failure-at-write-attempt issues on the debugserver end. I'll revisit this after implementing in the llgs linux-x86_64 branch. The packet log looks good but I may have a subtle mistake in the code. llvm-svn: 210681 |
||
---|---|---|
.. | ||
api | ||
arm_emulation | ||
attic | ||
benchmarks | ||
example | ||
expression_command | ||
functionalities | ||
help | ||
lang | ||
linux/builtin_trap | ||
logging | ||
macosx | ||
make | ||
pexpect-2.4 | ||
plugins | ||
python_api | ||
settings | ||
source-manager | ||
terminal | ||
tools/lldb-gdbserver | ||
types | ||
unittest2 | ||
warnings/uuid | ||
.categories | ||
CMakeLists.txt | ||
Makefile | ||
README-TestSuite | ||
argparse_compat.py | ||
bench-history | ||
bench.py | ||
blacklist.py | ||
crashinfo.c | ||
dosep.ty | ||
dotest.py | ||
lldbbench.py | ||
lldbtest.py | ||
lldbutil.py | ||
progress.py | ||
redo.py |