This website requires JavaScript.
Explore
Help
Sign In
replica
/
hanchenye-llvm-project
Watch
2
Star
0
Fork
You've already forked hanchenye-llvm-project
0
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
1c1ecb51f0
hanchenye-llvm-project
/
llvm
/
test
/
MC
/
Disassembler
History
Artyom Skrobov
fc12e7016c
Make ARM hint ranges consistent, and add tests for these ranges
...
llvm-svn: 193238
2013-10-23 10:14:40 +00:00
..
AArch64
[AArch64] Add support for NEON scalar extract narrow instructions.
2013-10-18 14:03:24 +00:00
ARM
Make ARM hint ranges consistent, and add tests for these ranges
2013-10-23 10:14:40 +00:00
Mips
Mips: Disassemble sign-extended 64 bit immediates properly.
2013-10-11 19:05:08 +00:00
SystemZ
[SystemZ] Add comparisons of high words and memory
2013-10-01 15:00:44 +00:00
X86
Add disassembler support for SSE4.1 register/register form of PEXTRW. There is a shorter encoding that was part of SSE2, but a memory form was added in SSE4.1. This is the register form of that encoding.
2013-10-14 01:42:32 +00:00
XCore
[tests] Cleanup initialization of test suffixes.
2013-08-16 00:37:11 +00:00