replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
178,823 Commits 2 Branches 0 Tags 1.8 GiB
Commit Graph

1 Commits

Author SHA1 Message Date
Hongbin Zheng 63cc9467af Ensure a correct order between memory accesses. 
Ensure that the scalar write access corresponds to the result of a load
instruction appears after the generic read access corresponds to the load
instruction.

llvm-svn: 186419
 2013-07-16 15:20:29 +00:00