replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Match a pattern generated by a dag combiner opt where: 

(select (load (load tga0)) (load tga1)) => (load (select (load tga0) tga1))

Thanks to Akira for pointing that.

llvm-svn: 121163
This commit is contained in:
Bruno Cardoso Lopes 2010-12-07 19:00:20 +00:00
parent fb207c1cb9
commit f0c6e3780d
3 changed files with 27 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
llvm/lib/Target/Mips/MipsAsmPrinter.cpp
View File

@ -271,12 +271,16 @@ void MipsAsmPrinter::printOperand(const MachineInstr *MI, int opNum,
switch(MO.getTargetFlags()) { switch(MO.getTargetFlags()) {
case MipsII::MO_GPREL: O << "%gp_rel("; break; case MipsII::MO_GPREL: O << "%gp_rel("; break;
case MipsII::MO_GOT_CALL: O << "%call16("; break; case MipsII::MO_GOT_CALL: O << "%call16("; break;
case MipsII::MO_GOT: case MipsII::MO_GOT: {
if (MI->getOpcode() == Mips::LW) const MachineOperand &LastMO = MI->getOperand(opNum-1);
bool LastMOIsGP = LastMO.getType() == MachineOperand::MO_Register
&& LastMO.getReg() == Mips::GP;
if (MI->getOpcode() == Mips::LW || LastMOIsGP)
O << "%got("; O << "%got(";
else else
O << "%lo("; O << "%lo(";
break; break;
}
case MipsII::MO_ABS_HILO: case MipsII::MO_ABS_HILO:
if (MI->getOpcode() == Mips::LUi) if (MI->getOpcode() == Mips::LUi)
O << "%hi("; O << "%hi(";

6
llvm/lib/Target/Mips/MipsInstrInfo.td
View File

@ -597,6 +597,12 @@ def : Pat<(select (setne CPURegs:$lhs, CPURegs:$rhs), CPURegs:$T, CPURegs:$F),
def : Pat<(select CPURegs:$cond, CPURegs:$T, CPURegs:$F), def : Pat<(select CPURegs:$cond, CPURegs:$T, CPURegs:$F),
(MOVN CPURegs:$F, CPURegs:$T, CPURegs:$cond)>; (MOVN CPURegs:$F, CPURegs:$T, CPURegs:$cond)>;
// select patterns with got access
def : Pat<(select (setne CPURegs:$lhs, CPURegs:$rhs),
(i32 tglobaladdr:$T), CPURegs:$F),
(MOVN CPURegs:$F, (ADDiu GP, tglobaladdr:$T),
(XOR CPURegs:$lhs, CPURegs:$rhs))>;
// setcc patterns // setcc patterns
def : Pat<(seteq CPURegs:$lhs, CPURegs:$rhs), def : Pat<(seteq CPURegs:$lhs, CPURegs:$rhs),
(SLTu (XOR CPURegs:$lhs, CPURegs:$rhs), 1)>; (SLTu (XOR CPURegs:$lhs, CPURegs:$rhs), 1)>;

15
llvm/test/CodeGen/Mips/cmov.ll Executable file
View File

@ -0,0 +1,15 @@
; RUN: llc -march=mips -mcpu=4ke < %s | FileCheck %s
@i1 = global [3 x i32] [i32 1, i32 2, i32 3], align 4
@i3 = common global i32* null, align 4
; CHECK: lw $3, %got(i3)($gp)
; CHECK: addiu $5, $gp, %got(i1)
define i32* @cmov1(i32 %s) nounwind readonly {
entry:
%tobool = icmp ne i32 %s, 0
%tmp1 = load i32** @i3, align 4
%cond = select i1 %tobool, i32* getelementptr inbounds ([3 x i32]* @i1, i32 0, i32 0), i32* %tmp1
ret i32* %cond
}