replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

[mips] Increase the number of floating point condition code registers to eight. 

llvm-svn: 187234
This commit is contained in:
Akira Hatanaka 2013-07-26 19:03:48 +00:00
parent 55f69b302c
commit e184142fab
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
llvm/lib/Target/Mips/MipsRegisterInfo.td
View File

@ -181,8 +181,9 @@ let Namespace = "Mips" in {
foreach I = 0-31 in foreach I = 0-31 in
def FCR#I : MipsReg<#I, ""#I>; def FCR#I : MipsReg<#I, ""#I>;
// fcc0 register // FP condition code registers.
def FCC0 : MipsReg<0, "fcc0">; foreach I = 0-7 in
def FCC#I : MipsReg<#I, "fcc"#I>;
// PC register // PC register
def PC : Register<"pc">; def PC : Register<"pc">;
@ -292,7 +293,8 @@ def CCR : RegisterClass<"Mips", [i32], 32, (sequence "FCR%u", 0, 31)>,
Unallocatable; Unallocatable;
// FP condition code registers. // FP condition code registers.
def FCC : RegisterClass<"Mips", [i32], 32, (add FCC0)>, Unallocatable; def FCC : RegisterClass<"Mips", [i32], 32, (sequence "FCC%u", 0, 7)>,
Unallocatable;
// Hi/Lo Registers // Hi/Lo Registers
def LORegs : RegisterClass<"Mips", [i32], 32, (add LO)>; def LORegs : RegisterClass<"Mips", [i32], 32, (add LO)>;