replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Fold (zext (and x, cst)) -> (and (zext x), cst). 

llvm-svn: 91380
This commit is contained in:
Evan Cheng 2009-12-15 00:52:11 +00:00
parent 1542d735d9
commit d1521ef40c
2 changed files with 17 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
View File

@ -3202,6 +3202,19 @@ SDValue DAGCombiner::visitZERO_EXTEND(SDNode *N) {
X, DAG.getConstant(Mask, VT)); X, DAG.getConstant(Mask, VT));
} }
// Fold (zext (and x, cst)) -> (and (zext x), cst)
if (N0.getOpcode() == ISD::AND &&
N0.getOperand(1).getOpcode() == ISD::Constant &&
N0.getOperand(0).getOpcode() != ISD::TRUNCATE &&
N0.getOperand(0).hasOneUse()) {
APInt Mask = cast<ConstantSDNode>(N0.getOperand(1))->getAPIntValue();
Mask.zext(VT.getSizeInBits());
return DAG.getNode(ISD::AND, N->getDebugLoc(), VT,
DAG.getNode(ISD::ZERO_EXTEND, N->getDebugLoc(), VT,
N0.getOperand(0)),
DAG.getConstant(Mask, VT));
}
// fold (zext (load x)) -> (zext (truncate (zextload x))) // fold (zext (load x)) -> (zext (truncate (zextload x)))
if (ISD::isNON_EXTLoad(N0.getNode()) && if (ISD::isNON_EXTLoad(N0.getNode()) &&
((!LegalOperations && !cast<LoadSDNode>(N0)->isVolatile()) || ((!LegalOperations && !cast<LoadSDNode>(N0)->isVolatile()) ||

8
llvm/test/CodeGen/CellSPU/and_ops.ll
View File

@ -1,9 +1,9 @@
; RUN: llc < %s -march=cellspu > %t1.s ; RUN: llc < %s -march=cellspu > %t1.s
; RUN: grep and %t1.s | count 234 ; RUN: grep and %t1.s | count 230
; RUN: grep andc %t1.s | count 85 ; RUN: grep andc %t1.s | count 85
; RUN: grep andi %t1.s | count 37 ; RUN: grep andi %t1.s | count 39
; RUN: grep andhi %t1.s | count 30 ; RUN: grep andhi %t1.s | count 28
; RUN: grep andbi %t1.s | count 4 ; RUN: grep andbi %t1.s | count 2
target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128" target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128"
target triple = "spu" target triple = "spu"