replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

- small bug corrected: incorrect iterator type. 

- fix to please VS: add a return after an assert.

llvm-svn: 55380
This commit is contained in:
Cedric Venet 2008-08-26 19:49:04 +00:00
parent 6e7a7d339a
commit cf7154b2d6
2 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
llvm/include/llvm/Target/TargetInstrInfo.h
View File

@ -227,6 +227,7 @@ public:
const TargetRegisterClass *DestRC,
const TargetRegisterClass *SrcRC) const {
assert(0 && "Target didn't implement TargetInstrInfo::copyRegToReg!");
return false;
}
virtual void storeRegToStackSlot(MachineBasicBlock &MBB,

4
llvm/utils/TableGen/RegisterInfoEmitter.cpp
View File

@ -547,7 +547,7 @@ void RegisterInfoEmitter::run(std::ostream &OS) {
OS << " const unsigned Empty_AliasSet[] = { 0 };\n";
// Loop over all of the registers which have aliases, emitting the alias list
// to memory.
for (std::map<Record*, std::set<Record*> >::iterator
for (std::map<Record*, std::set<Record*>, LessRecord >::iterator
I = RegisterAliases.begin(), E = RegisterAliases.end(); I != E; ++I) {
OS << " const unsigned " << I->first->getName() << "_AliasSet[] = { ";
for (std::set<Record*>::iterator ASI = I->second.begin(),
@ -584,7 +584,7 @@ void RegisterInfoEmitter::run(std::ostream &OS) {
OS << " const unsigned Empty_SuperRegsSet[] = { 0 };\n";
// Loop over all of the registers which have super-registers, emitting the
// super-registers list to memory.
for (std::map<Record*, std::set<Record*> >::iterator
for (std::map<Record*, std::set<Record*>, LessRecord >::iterator
I = RegisterSuperRegs.begin(), E = RegisterSuperRegs.end(); I != E; ++I) {
OS << " const unsigned " << I->first->getName() << "_SuperRegsSet[] = { ";