replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Compute the value types that are natively supported by a target. 

llvm-svn: 23282
This commit is contained in:
Chris Lattner 2005-09-08 21:43:21 +00:00
parent 1c33104010
commit cee994b464
3 changed files with 25 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/utils/TableGen/CodeGenRegisters.h
View File

@ -17,6 +17,7 @@
#include <string>
#include <vector>
#include "llvm/CodeGen/ValueTypes.h"
namespace llvm {
class Record;
@ -36,6 +37,7 @@ namespace llvm {
std::vector<Record*> Elements;
unsigned SpillSize;
unsigned SpillAlignment;
MVT::ValueType VT;
std::string MethodProtos, MethodBodies;
const std::string &getName() const;

6
llvm/utils/TableGen/CodeGenTarget.cpp
View File

@ -152,6 +152,7 @@ CodeGenRegisterClass::CodeGenRegisterClass(Record *R) : TheDef(R) {
Namespace = R->getValueAsString("Namespace");
SpillSize = R->getValueAsInt("Size");
SpillAlignment = R->getValueAsInt("Alignment");
VT = getValueType(R->getValueAsDef("RegType"));
if (CodeInit *CI = dynamic_cast<CodeInit*>(R->getValueInit("MethodBodies")))
MethodBodies = CI->getValue();
@ -182,6 +183,11 @@ const std::string &CodeGenRegisterClass::getName() const {
return TheDef->getName();
}
void CodeGenTarget::ReadLegalValueTypes() const {
const std::vector<CodeGenRegisterClass> &RCs = getRegisterClasses();
for (unsigned i = 0, e = RCs.size(); i != e; ++i)
LegalValueTypes.push_back(RCs[i].VT);
}
void CodeGenTarget::ReadInstructions() const {

19
llvm/utils/TableGen/CodeGenTarget.h
View File

@ -47,9 +47,11 @@ class CodeGenTarget {
mutable std::map<std::string, CodeGenInstruction> Instructions;
mutable std::vector<CodeGenRegister> Registers;
mutable std::vector<CodeGenRegisterClass> RegisterClasses;
mutable std::vector<MVT::ValueType> LegalValueTypes;
void ReadRegisters() const;
void ReadRegisterClasses() const;
void ReadInstructions() const;
void ReadLegalValueTypes() const;
public:
CodeGenTarget();
@ -70,16 +72,29 @@ public:
///
Record *getAsmWriter() const;
const std::vector<CodeGenRegister> &getRegisters() {
const std::vector<CodeGenRegister> &getRegisters() const {
if (Registers.empty()) ReadRegisters();
return Registers;
}
const std::vector<CodeGenRegisterClass> getRegisterClasses() {
const std::vector<CodeGenRegisterClass> &getRegisterClasses() const {
if (RegisterClasses.empty()) ReadRegisterClasses();
return RegisterClasses;
}
const std::vector<MVT::ValueType> &getLegalValueTypes() const {
if (LegalValueTypes.empty()) ReadLegalValueTypes();
return LegalValueTypes;
}
/// isLegalValueType - Return true if the specified value type is natively
/// supported by the target (i.e. there are registers that directly hold it).
bool isLegalValueType(MVT::ValueType VT) const {
const std::vector<MVT::ValueType> &LegalVTs = getLegalValueTypes();
for (unsigned i = 0, e = LegalVTs.size(); i != e; ++i)
if (LegalVTs[i] == VT) return true;
return false;
}
/// getInstructions - Return all of the instructions defined for this target.
///