replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

[X86][SNB] Minor scheduler cleanup 

Merge 2 instregex and explain the VMOVDQArr/MOVDQArr difference

llvm-svn: 332591
This commit is contained in:
Simon Pilgrim 2018-05-17 10:36:29 +00:00
parent 5fb18fec5d
commit ceb4933dc1
1 changed files with 3 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
llvm/lib/Target/X86/X86SchedSandyBridge.td
View File

@ -512,9 +512,7 @@ def: InstRW<[SBWriteResGroup4], (instregex "BT(16|32|64)ri8",
"BTR(16|32|64)ri8",
"BTR(16|32|64)rr",
"BTS(16|32|64)ri8",
"BTS(16|32|64)rr",
"VMOVDQA(Y?)rr",
"VMOVDQU(Y?)rr")>;
"BTS(16|32|64)rr")>;
def SBWriteResGroup5 : SchedWriteRes<[SBPort15]> {
let Latency = 1;
@ -532,8 +530,7 @@ def SBWriteResGroup6 : SchedWriteRes<[SBPort015]> {
let ResourceCycles = [1];
}
def: InstRW<[SBWriteResGroup6], (instregex "MMX_MOVQ2DQrr",
"MOVDQArr", // TODO: Why are these separated from their VEX equivalent
"MOVDQUrr")>; // TODO: Why are these separated from their VEX equivalent
"MOVDQ(A|U)rr")>; // NOTE: Different port requirements to VEX equivalents
def SBWriteResGroup7 : SchedWriteRes<[SBPort0]> {
let Latency = 2;
@ -743,8 +740,7 @@ def SBWriteResGroup33 : SchedWriteRes<[SBPort4,SBPort23]> {
let NumMicroOps = 2;
let ResourceCycles = [1,1];
}
def: InstRW<[SBWriteResGroup33], (instregex "PUSH64i8",
"PUSH(16|32|64)r")>;
def: InstRW<[SBWriteResGroup33], (instregex "PUSH(16r|32r|64r|64i8)")>;
def SBWriteResGroup35 : SchedWriteRes<[SBPort1,SBPort5]> {
let Latency = 5;