Intel style asm variant does not need '%' prefix.
llvm-svn: 147453
This commit is contained in:
Devang Patel
parent
22d0974b40
commit
c1215324a3
|
|
@ -225,22 +225,22 @@ class FPrST0PInst<bits<8> o, string asm>
|
|||
// of some of the 'reverse' forms of the fsub and fdiv instructions. As such,
|
||||
// we have to put some 'r's in and take them out of weird places.
|
||||
def ADD_FST0r : FPST0rInst <0xC0, "fadd\t$op">;
|
||||
def ADD_FrST0 : FPrST0Inst <0xC0, "fadd\t{%st(0), $op|$op, %ST(0)}">;
|
||||
def ADD_FrST0 : FPrST0Inst <0xC0, "fadd\t{%st(0), $op|$op, ST(0)}">;
|
||||
def ADD_FPrST0 : FPrST0PInst<0xC0, "faddp\t$op">;
|
||||
def SUBR_FST0r : FPST0rInst <0xE8, "fsubr\t$op">;
|
||||
def SUB_FrST0 : FPrST0Inst <0xE8, "fsub{r}\t{%st(0), $op|$op, %ST(0)}">;
|
||||
def SUB_FrST0 : FPrST0Inst <0xE8, "fsub{r}\t{%st(0), $op|$op, ST(0)}">;
|
||||
def SUB_FPrST0 : FPrST0PInst<0xE8, "fsub{r}p\t$op">;
|
||||
def SUB_FST0r : FPST0rInst <0xE0, "fsub\t$op">;
|
||||
def SUBR_FrST0 : FPrST0Inst <0xE0, "fsub{|r}\t{%st(0), $op|$op, %ST(0)}">;
|
||||
def SUBR_FrST0 : FPrST0Inst <0xE0, "fsub{|r}\t{%st(0), $op|$op, ST(0)}">;
|
||||
def SUBR_FPrST0 : FPrST0PInst<0xE0, "fsub{|r}p\t$op">;
|
||||
def MUL_FST0r : FPST0rInst <0xC8, "fmul\t$op">;
|
||||
def MUL_FrST0 : FPrST0Inst <0xC8, "fmul\t{%st(0), $op|$op, %ST(0)}">;
|
||||
def MUL_FrST0 : FPrST0Inst <0xC8, "fmul\t{%st(0), $op|$op, ST(0)}">;
|
||||
def MUL_FPrST0 : FPrST0PInst<0xC8, "fmulp\t$op">;
|
||||
def DIVR_FST0r : FPST0rInst <0xF8, "fdivr\t$op">;
|
||||
def DIV_FrST0 : FPrST0Inst <0xF8, "fdiv{r}\t{%st(0), $op|$op, %ST(0)}">;
|
||||
def DIV_FrST0 : FPrST0Inst <0xF8, "fdiv{r}\t{%st(0), $op|$op, ST(0)}">;
|
||||
def DIV_FPrST0 : FPrST0PInst<0xF8, "fdiv{r}p\t$op">;
|
||||
def DIV_FST0r : FPST0rInst <0xF0, "fdiv\t$op">;
|
||||
def DIVR_FrST0 : FPrST0Inst <0xF0, "fdiv{|r}\t{%st(0), $op|$op, %ST(0)}">;
|
||||
def DIVR_FrST0 : FPrST0Inst <0xF0, "fdiv{|r}\t{%st(0), $op|$op, ST(0)}">;
|
||||
def DIVR_FPrST0 : FPrST0PInst<0xF0, "fdiv{|r}p\t$op">;
|
||||
|
||||
def COM_FST0r : FPST0rInst <0xD0, "fcom\t$op">;
|
||||
|
|
@ -330,21 +330,21 @@ defm CMOVNP : FPCMov<X86_COND_NP>;
|
|||
let Predicates = [HasCMov] in {
|
||||
// These are not factored because there's no clean way to pass DA/DB.
|
||||
def CMOVB_F : FPI<0xC0, AddRegFrm, (outs RST:$op), (ins),
|
||||
"fcmovb\t{$op, %st(0)|%ST(0), $op}">, DA;
|
||||
"fcmovb\t{$op, %st(0)|ST(0), $op}">, DA;
|
||||
def CMOVBE_F : FPI<0xD0, AddRegFrm, (outs RST:$op), (ins),
|
||||
"fcmovbe\t{$op, %st(0)|%ST(0), $op}">, DA;
|
||||
"fcmovbe\t{$op, %st(0)|ST(0), $op}">, DA;
|
||||
def CMOVE_F : FPI<0xC8, AddRegFrm, (outs RST:$op), (ins),
|
||||
"fcmove\t{$op, %st(0)|%ST(0), $op}">, DA;
|
||||
"fcmove\t{$op, %st(0)|ST(0), $op}">, DA;
|
||||
def CMOVP_F : FPI<0xD8, AddRegFrm, (outs RST:$op), (ins),
|
||||
"fcmovu\t {$op, %st(0)|%ST(0), $op}">, DA;
|
||||
"fcmovu\t {$op, %st(0)|ST(0), $op}">, DA;
|
||||
def CMOVNB_F : FPI<0xC0, AddRegFrm, (outs RST:$op), (ins),
|
||||
"fcmovnb\t{$op, %st(0)|%ST(0), $op}">, DB;
|
||||
"fcmovnb\t{$op, %st(0)|ST(0), $op}">, DB;
|
||||
def CMOVNBE_F: FPI<0xD0, AddRegFrm, (outs RST:$op), (ins),
|
||||
"fcmovnbe\t{$op, %st(0)|%ST(0), $op}">, DB;
|
||||
"fcmovnbe\t{$op, %st(0)|ST(0), $op}">, DB;
|
||||
def CMOVNE_F : FPI<0xC8, AddRegFrm, (outs RST:$op), (ins),
|
||||
"fcmovne\t{$op, %st(0)|%ST(0), $op}">, DB;
|
||||
"fcmovne\t{$op, %st(0)|ST(0), $op}">, DB;
|
||||
def CMOVNP_F : FPI<0xD8, AddRegFrm, (outs RST:$op), (ins),
|
||||
"fcmovnu\t{$op, %st(0)|%ST(0), $op}">, DB;
|
||||
"fcmovnu\t{$op, %st(0)|ST(0), $op}">, DB;
|
||||
} // Predicates = [HasCMov]
|
||||
|
||||
// Floating point loads & stores.
|
||||
|
|
|
|||
|
|
@ -27,7 +27,7 @@ def SHL32rCL : I<0xD3, MRM4r, (outs GR32:$dst), (ins GR32:$src1),
|
|||
"shl{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR32:$dst, (shl GR32:$src1, CL))]>;
|
||||
def SHL64rCL : RI<0xD3, MRM4r, (outs GR64:$dst), (ins GR64:$src1),
|
||||
"shl{q}\t{%cl, $dst|$dst, %CL}",
|
||||
"shl{q}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR64:$dst, (shl GR64:$src1, CL))]>;
|
||||
} // Uses = [CL]
|
||||
|
||||
|
|
@ -74,7 +74,7 @@ def SHL32mCL : I<0xD3, MRM4m, (outs), (ins i32mem:$dst),
|
|||
"shl{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (shl (loadi32 addr:$dst), CL), addr:$dst)]>;
|
||||
def SHL64mCL : RI<0xD3, MRM4m, (outs), (ins i64mem:$dst),
|
||||
"shl{q}\t{%cl, $dst|$dst, %CL}",
|
||||
"shl{q}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (shl (loadi64 addr:$dst), CL), addr:$dst)]>;
|
||||
}
|
||||
def SHL8mi : Ii8<0xC0, MRM4m, (outs), (ins i8mem :$dst, i8imm:$src),
|
||||
|
|
@ -118,7 +118,7 @@ def SHR32rCL : I<0xD3, MRM5r, (outs GR32:$dst), (ins GR32:$src1),
|
|||
"shr{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR32:$dst, (srl GR32:$src1, CL))]>;
|
||||
def SHR64rCL : RI<0xD3, MRM5r, (outs GR64:$dst), (ins GR64:$src1),
|
||||
"shr{q}\t{%cl, $dst|$dst, %CL}",
|
||||
"shr{q}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR64:$dst, (srl GR64:$src1, CL))]>;
|
||||
}
|
||||
|
||||
|
|
@ -163,7 +163,7 @@ def SHR32mCL : I<0xD3, MRM5m, (outs), (ins i32mem:$dst),
|
|||
"shr{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (srl (loadi32 addr:$dst), CL), addr:$dst)]>;
|
||||
def SHR64mCL : RI<0xD3, MRM5m, (outs), (ins i64mem:$dst),
|
||||
"shr{q}\t{%cl, $dst|$dst, %CL}",
|
||||
"shr{q}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (srl (loadi64 addr:$dst), CL), addr:$dst)]>;
|
||||
}
|
||||
def SHR8mi : Ii8<0xC0, MRM5m, (outs), (ins i8mem :$dst, i8imm:$src),
|
||||
|
|
@ -206,7 +206,7 @@ def SAR32rCL : I<0xD3, MRM7r, (outs GR32:$dst), (ins GR32:$src1),
|
|||
"sar{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR32:$dst, (sra GR32:$src1, CL))]>;
|
||||
def SAR64rCL : RI<0xD3, MRM7r, (outs GR64:$dst), (ins GR64:$src1),
|
||||
"sar{q}\t{%cl, $dst|$dst, %CL}",
|
||||
"sar{q}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR64:$dst, (sra GR64:$src1, CL))]>;
|
||||
}
|
||||
|
||||
|
|
@ -252,7 +252,7 @@ def SAR32mCL : I<0xD3, MRM7m, (outs), (ins i32mem:$dst),
|
|||
"sar{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (sra (loadi32 addr:$dst), CL), addr:$dst)]>;
|
||||
def SAR64mCL : RI<0xD3, MRM7m, (outs), (ins i64mem:$dst),
|
||||
"sar{q}\t{%cl, $dst|$dst, %CL}",
|
||||
"sar{q}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (sra (loadi64 addr:$dst), CL), addr:$dst)]>;
|
||||
}
|
||||
def SAR8mi : Ii8<0xC0, MRM7m, (outs), (ins i8mem :$dst, i8imm:$src),
|
||||
|
|
@ -424,7 +424,7 @@ def ROL32rCL : I<0xD3, MRM0r, (outs GR32:$dst), (ins GR32:$src1),
|
|||
"rol{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR32:$dst, (rotl GR32:$src1, CL))]>;
|
||||
def ROL64rCL : RI<0xD3, MRM0r, (outs GR64:$dst), (ins GR64:$src1),
|
||||
"rol{q}\t{%cl, $dst|$dst, %CL}",
|
||||
"rol{q}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR64:$dst, (rotl GR64:$src1, CL))]>;
|
||||
}
|
||||
|
||||
|
|
@ -469,7 +469,7 @@ def ROL32mCL : I<0xD3, MRM0m, (outs), (ins i32mem:$dst),
|
|||
"rol{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (rotl (loadi32 addr:$dst), CL), addr:$dst)]>;
|
||||
def ROL64mCL : RI<0xD3, MRM0m, (outs), (ins i64mem:$dst),
|
||||
"rol{q}\t{%cl, $dst|$dst, %CL}",
|
||||
"rol{q}\t{%cl, $dst|$dst, %cl}",
|
||||
[(store (rotl (loadi64 addr:$dst), CL), addr:$dst)]>;
|
||||
}
|
||||
def ROL8mi : Ii8<0xC0, MRM0m, (outs), (ins i8mem :$dst, i8imm:$src1),
|
||||
|
|
@ -513,7 +513,7 @@ def ROR32rCL : I<0xD3, MRM1r, (outs GR32:$dst), (ins GR32:$src1),
|
|||
"ror{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR32:$dst, (rotr GR32:$src1, CL))]>;
|
||||
def ROR64rCL : RI<0xD3, MRM1r, (outs GR64:$dst), (ins GR64:$src1),
|
||||
"ror{q}\t{%cl, $dst|$dst, %CL}",
|
||||
"ror{q}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR64:$dst, (rotr GR64:$src1, CL))]>;
|
||||
}
|
||||
|
||||
|
|
@ -558,7 +558,7 @@ def ROR32mCL : I<0xD3, MRM1m, (outs), (ins i32mem:$dst),
|
|||
"ror{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (rotr (loadi32 addr:$dst), CL), addr:$dst)]>;
|
||||
def ROR64mCL : RI<0xD3, MRM1m, (outs), (ins i64mem:$dst),
|
||||
"ror{q}\t{%cl, $dst|$dst, %CL}",
|
||||
"ror{q}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (rotr (loadi64 addr:$dst), CL), addr:$dst)]>;
|
||||
}
|
||||
def ROR8mi : Ii8<0xC0, MRM1m, (outs), (ins i8mem :$dst, i8imm:$src),
|
||||
|
|
@ -618,12 +618,12 @@ def SHRD32rrCL : I<0xAD, MRMDestReg, (outs GR32:$dst),
|
|||
[(set GR32:$dst, (X86shrd GR32:$src1, GR32:$src2, CL))]>, TB;
|
||||
def SHLD64rrCL : RI<0xA5, MRMDestReg, (outs GR64:$dst),
|
||||
(ins GR64:$src1, GR64:$src2),
|
||||
"shld{q}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shld{q}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(set GR64:$dst, (X86shld GR64:$src1, GR64:$src2, CL))]>,
|
||||
TB;
|
||||
def SHRD64rrCL : RI<0xAD, MRMDestReg, (outs GR64:$dst),
|
||||
(ins GR64:$src1, GR64:$src2),
|
||||
"shrd{q}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shrd{q}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(set GR64:$dst, (X86shrd GR64:$src1, GR64:$src2, CL))]>,
|
||||
TB;
|
||||
}
|
||||
|
|
@ -694,11 +694,11 @@ def SHRD32mrCL : I<0xAD, MRMDestMem, (outs), (ins i32mem:$dst, GR32:$src2),
|
|||
addr:$dst)]>, TB;
|
||||
|
||||
def SHLD64mrCL : RI<0xA5, MRMDestMem, (outs), (ins i64mem:$dst, GR64:$src2),
|
||||
"shld{q}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shld{q}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(store (X86shld (loadi64 addr:$dst), GR64:$src2, CL),
|
||||
addr:$dst)]>, TB;
|
||||
def SHRD64mrCL : RI<0xAD, MRMDestMem, (outs), (ins i64mem:$dst, GR64:$src2),
|
||||
"shrd{q}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shrd{q}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(store (X86shrd (loadi64 addr:$dst), GR64:$src2, CL),
|
||||
addr:$dst)]>, TB;
|
||||
}
|
||||
|
|
|
|||
Loading…
Reference in New Issue