replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Teach the codegen about instructions used for SSE spill code, allowing it 

to optimize cases where it has to spill a lot

llvm-svn: 27801
This commit is contained in:
Chris Lattner 2006-04-18 16:44:51 +00:00
parent f776fc2c98
commit bfc2c68386
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/X86/X86InstrInfo.cpp
View File

@ -56,6 +56,8 @@ unsigned X86InstrInfo::isLoadFromStackSlot(MachineInstr *MI,
case X86::FpLD64m: case X86::FpLD64m:
case X86::MOVSSrm: case X86::MOVSSrm:
case X86::MOVSDrm: case X86::MOVSDrm:
case X86::MOVAPSrm:
case X86::MOVAPDrm:
if (MI->getOperand(1).isFrameIndex() && MI->getOperand(2).isImmediate() && if (MI->getOperand(1).isFrameIndex() && MI->getOperand(2).isImmediate() &&
MI->getOperand(3).isRegister() && MI->getOperand(4).isImmediate() && MI->getOperand(3).isRegister() && MI->getOperand(4).isImmediate() &&
MI->getOperand(2).getImmedValue() == 1 && MI->getOperand(2).getImmedValue() == 1 &&
@ -79,6 +81,8 @@ unsigned X86InstrInfo::isStoreToStackSlot(MachineInstr *MI,
case X86::FpSTP64m: case X86::FpSTP64m:
case X86::MOVSSmr: case X86::MOVSSmr:
case X86::MOVSDmr: case X86::MOVSDmr:
case X86::MOVAPSmr:
case X86::MOVAPDmr:
if (MI->getOperand(0).isFrameIndex() && MI->getOperand(1).isImmediate() && if (MI->getOperand(0).isFrameIndex() && MI->getOperand(1).isImmediate() &&
MI->getOperand(2).isRegister() && MI->getOperand(3).isImmediate() && MI->getOperand(2).isRegister() && MI->getOperand(3).isImmediate() &&
MI->getOperand(1).getImmedValue() == 1 && MI->getOperand(1).getImmedValue() == 1 &&