replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Missing comment. 

llvm-svn: 127068
This commit is contained in:
Andrew Trick 2011-03-05 08:04:11 +00:00
parent 641e2d4f8c
commit b8390b7a25
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
View File

@ -2228,6 +2228,8 @@ bool ilp_ls_rr_sort::isReady(SUnit *SU, unsigned CurCycle) const {
return true; return true;
} }
// list-ilp is currently an experimental scheduler that allows various
// heuristics to be enabled prior to the normal register reduction logic.
bool ilp_ls_rr_sort::operator()(SUnit *left, SUnit *right) const { bool ilp_ls_rr_sort::operator()(SUnit *left, SUnit *right) const {
if (left->isCall || right->isCall) if (left->isCall || right->isCall)
// No way to compute latency of calls. // No way to compute latency of calls.