replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Duncan pointed out this code could be tidied. 

llvm-svn: 52624
This commit is contained in:
Dan Gohman 2008-06-23 15:29:14 +00:00
parent 88ce1a5b6b
commit b4e2637e9b
1 changed files with 3 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
View File

@ -1057,9 +1057,8 @@ SDOperand DAGCombiner::visitADDC(SDNode *N) {
DAG.getNode(ISD::CARRY_FALSE, MVT::Flag));
// canonicalize constant to RHS.
if (N0C && !N1C) {
if (N0C && !N1C)
return DAG.getNode(ISD::ADDC, N->getVTList(), N1, N0);
}
// fold (addc x, 0) -> x + no carry out
if (N1C && N1C->isNullValue())
@ -1093,14 +1092,12 @@ SDOperand DAGCombiner::visitADDE(SDNode *N) {
//MVT VT = N0.getValueType();
// canonicalize constant to RHS
if (N0C && !N1C) {
if (N0C && !N1C)
return DAG.getNode(ISD::ADDE, N->getVTList(), N1, N0, CarryIn);
}
// fold (adde x, y, false) -> (addc x, y)
if (CarryIn.getOpcode() == ISD::CARRY_FALSE) {
if (CarryIn.getOpcode() == ISD::CARRY_FALSE)
return DAG.getNode(ISD::ADDC, N->getVTList(), N1, N0);
}
return SDOperand();
}