[arm fast-isel] Appease the machine verifier by using the proper register
classes. The vast majority of the remaining issues are due to uses of invalid registers, which are defined by getRegForValue(). Those will be a little more challenging to cleanup. rdar://12719844 llvm-svn: 168735
This commit is contained in:
parent
3e9031e83e
commit
b4ac423ed4
|
@ -2586,26 +2586,24 @@ unsigned ARMFastISel::ARMEmitIntExt(EVT SrcVT, unsigned SrcReg, EVT DestVT,
|
|||
default: return 0;
|
||||
case MVT::i16:
|
||||
if (!Subtarget->hasV6Ops()) return 0;
|
||||
if (isZExt) {
|
||||
RC = isThumb2 ? &ARM::rGPRRegClass : &ARM::GPRnopcRegClass;
|
||||
if (isZExt)
|
||||
Opc = isThumb2 ? ARM::t2UXTH : ARM::UXTH;
|
||||
} else {
|
||||
else
|
||||
Opc = isThumb2 ? ARM::t2SXTH : ARM::SXTH;
|
||||
RC = isThumb2 ? &ARM::rGPRRegClass : &ARM::GPRnopcRegClass;
|
||||
}
|
||||
break;
|
||||
case MVT::i8:
|
||||
if (!Subtarget->hasV6Ops()) return 0;
|
||||
if (isZExt) {
|
||||
RC = isThumb2 ? &ARM::rGPRRegClass : &ARM::GPRnopcRegClass;
|
||||
if (isZExt)
|
||||
Opc = isThumb2 ? ARM::t2UXTB : ARM::UXTB;
|
||||
} else {
|
||||
else
|
||||
Opc = isThumb2 ? ARM::t2SXTB : ARM::SXTB;
|
||||
RC = isThumb2 ? &ARM::rGPRRegClass : &ARM::GPRnopcRegClass;
|
||||
}
|
||||
break;
|
||||
case MVT::i1:
|
||||
if (isZExt) {
|
||||
Opc = isThumb2 ? ARM::t2ANDri : ARM::ANDri;
|
||||
RC = isThumb2 ? &ARM::rGPRRegClass : &ARM::GPRRegClass;
|
||||
Opc = isThumb2 ? ARM::t2ANDri : ARM::ANDri;
|
||||
isBoolZext = true;
|
||||
break;
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue