parent
478f8eb6ef
commit
b1153848ff
|
@ -1,13 +1,19 @@
|
|||
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||||
; RUN: llc -mtriple=x86_64-pc-linux-gnu -mattr=+avx < %s | FileCheck %s
|
||||
|
||||
@in = global <4 x i64> <i64 -1, i64 -1, i64 -1, i64 -1>, align 32
|
||||
@out = global <2 x i64> zeroinitializer, align 16
|
||||
|
||||
define i32 @_Z3foov() {
|
||||
; CHECK-LABEL: _Z3foov:
|
||||
; CHECK: # BB#0: # %entry
|
||||
; CHECK-NEXT: vmovdqa {{.*}}(%rip), %ymm0
|
||||
; CHECK-NEXT: vmovq {{.*#+}} xmm0 = xmm0[0],zero
|
||||
; CHECK-NEXT: vmovdqa %xmm0, {{.*}}(%rip)
|
||||
; CHECK-NEXT: xorl %eax, %eax
|
||||
; CHECK-NEXT: vzeroupper
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
; CHECK: vmovdqa in(%rip), %ymm0
|
||||
; CHECK-NEXT: vmovq %xmm0, %xmm0
|
||||
; CHECK-NEXT: vmovdqa %xmm0, out(%rip)
|
||||
%0 = load <4 x i64>, <4 x i64>* @in, align 32
|
||||
%vecext = extractelement <4 x i64> %0, i32 0
|
||||
%vecinit = insertelement <2 x i64> undef, i64 %vecext, i32 0
|
||||
|
|
Loading…
Reference in New Issue