replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

[ARM] Regenerate rotation tests 

llvm-svn: 367214
This commit is contained in:
Simon Pilgrim 2019-07-29 09:48:07 +00:00
parent 251b546f1b
commit adda256a7d
1 changed files with 8 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
llvm/test/CodeGen/ARM/ror.ll
View File

@ -1,10 +1,12 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=arm-eabi -mattr=+v6 %s -o - | FileCheck %s
; rotr (rotr x, 4), 6 -> rotr x, 10 -> ror r0, r0, #10
define i32 @test1(i32 %x) nounwind readnone {
; CHECK-LABEL: test1:
; CHECK: ror r0, r0, #10
; CHECK: bx lr
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: ror r0, r0, #10
; CHECK-NEXT: bx lr
entry:
%high_part.i = shl i32 %x, 28
%low_part.i = lshr i32 %x, 4
@ -18,9 +20,10 @@ entry:
; the same vector test
define <2 x i32> @test2(<2 x i32> %x) nounwind readnone {
; CHECK-LABEL: test2:
; CHECK: ror r0, r0, #10
; CHECK: ror r1, r1, #10
; CHECK: bx lr
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: ror r0, r0, #10
; CHECK-NEXT: ror r1, r1, #10
; CHECK-NEXT: bx lr
entry:
%high_part.i = shl <2 x i32> %x, <i32 28, i32 28>
%low_part.i = lshr <2 x i32> %x, <i32 4, i32 4>