replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

[GlobalISel] Include missing change from r356396 

Forgot to add a change to relax some asserts in r356396.

llvm-svn: 356411
This commit is contained in:
Amara Emerson 2019-03-18 21:29:21 +00:00
parent b7708ec87f
commit a140276a1e
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp
View File

@ -912,10 +912,8 @@ MachineInstrBuilder MachineIRBuilder::buildInstr(unsigned Opc,
}
case TargetOpcode::COPY:
assert(DstOps.size() == 1 && "Invalid Dst");
assert(SrcOps.size() == 1 && "Invalid Srcs");
assert(DstOps[0].getLLTTy(*getMRI()) == LLT() ||
SrcOps[0].getLLTTy(*getMRI()) == LLT() ||
DstOps[0].getLLTTy(*getMRI()) == SrcOps[0].getLLTTy(*getMRI()));
// If the caller wants to add a subreg source it has to be done separately
// so we may not have any SrcOps at this point yet.
break;
case TargetOpcode::G_FCMP:
case TargetOpcode::G_ICMP: {