parent
f196c93172
commit
9d1f2dfec7
|
@ -168,14 +168,6 @@ def getRegForm : InstrMapping {
|
||||||
let ValueCols = [["reg"]];
|
let ValueCols = [["reg"]];
|
||||||
}
|
}
|
||||||
|
|
||||||
def getRegShlForm : InstrMapping {
|
|
||||||
let FilterClass = "ImmRegShl";
|
|
||||||
let RowFields = ["CextOpcode", "PredSense", "PNewValue", "isNVStore"];
|
|
||||||
let ColFields = ["InputType"];
|
|
||||||
let KeyCol = ["imm"];
|
|
||||||
let ValueCols = [["reg"]];
|
|
||||||
}
|
|
||||||
|
|
||||||
//===----------------------------------------------------------------------===//
|
//===----------------------------------------------------------------------===//
|
||||||
// Register File, Calling Conv, Instruction Descriptions
|
// Register File, Calling Conv, Instruction Descriptions
|
||||||
//===----------------------------------------------------------------------===//
|
//===----------------------------------------------------------------------===//
|
||||||
|
|
Loading…
Reference in New Issue