replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Revert r108136 until I figure out why it broke selfhost. 

llvm-svn: 108139
This commit is contained in:
Benjamin Kramer 2010-07-12 12:35:49 +00:00
parent 782f62412f
commit 9675e759cf
3 changed files with 0 additions and 45 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
llvm/lib/Transforms/InstCombine/InstCombineAndOrXor.cpp
View File

@ -1584,14 +1584,6 @@ Instruction *InstCombiner::visitOr(BinaryOperator &I) {
if ((match(A, m_Not(m_Specific(B))) &&
match(D, m_Not(m_Specific(C)))))
return BinaryOperator::CreateXor(C, B);
// (A & ~C) | (B & C) -> ((B ^ A) & C) ^ A
if (Op0->hasOneUse() && Op1->hasOneUse() &&
match(C, m_Not(m_Specific(D)))) {
Value *Xor = Builder->CreateXor(B, A, "xor");
Value *And = Builder->CreateAnd(Xor, D, "and");
return BinaryOperator::CreateXor(And, A);
}
}
// (X >> Z) | (Y >> Z) -> (X|Y) >> Z for all shifts.
@ -1928,15 +1920,6 @@ Instruction *InstCombiner::visitXor(BinaryOperator &I) {
return BinaryOperator::CreateAnd(NewOp, X);
}
}
// (A & ~C) ^ (B & C) -> ((B ^ A) & C) ^ A
if (Op0->hasOneUse() && Op1->hasOneUse() &&
match(Op0I, m_And(m_Value(A), m_Not(m_Value(D)))) &&
match(Op1I, m_And(m_Value(B), m_Value(D)))) {
Value *Xor = Builder->CreateXor(B, A, "xor");
Value *And = Builder->CreateAnd(Xor, D, "and");
return BinaryOperator::CreateXor(And, A);
}
}
// (icmp1 A, B) ^ (icmp2 A, B) --> (icmp3 A, B)

14
llvm/test/Transforms/InstCombine/or.ll
View File

@ -350,17 +350,3 @@ define <4 x i32> @test32(<4 x i1> %and.i1352, <4 x i32> %vecinit6.i176, <4 x i32
; CHECK: or <4 x i32> %and.i, %and.i129
}
; PR6773
define i32 @test33(i32 %x, i32 %y, i32 %z) nounwind readnone {
%and = and i32 %y, %x
%not = xor i32 %x, -1
%and2 = and i32 %z, %not
%xor = xor i32 %and2, %and
ret i32 %xor
; CHECK: @test33
; CHECK: xor i32
; CHECK: and i32
; CHECK: xor i32
; CHECK: ret i32
}

14
llvm/test/Transforms/InstCombine/xor2.ll
View File

@ -51,17 +51,3 @@ define i32 @test4(i32 %A, i32 %B) {
; CHECK: %1 = ashr i32 %A, %B
; CHECK: ret i32 %1
}
; PR6773
define i32 @test5(i32 %x, i32 %y, i32 %z) nounwind readnone {
%and = and i32 %y, %x
%not = xor i32 %x, -1
%and2 = and i32 %z, %not
%or = or i32 %and2, %and
ret i32 %or
; CHECK: @test5
; CHECK: xor i32
; CHECK: and i32
; CHECK: xor i32
; CHECK: ret i32
}