replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Thumb2 assembly parsing and encoding for SSAX. 

llvm-svn: 139929
This commit is contained in:
Jim Grosbach 2011-09-16 18:37:10 +00:00
parent f67d3ff8f3
commit 8aee874bf1
2 changed files with 20 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/Target/ARM/ARMInstrInfo.td
View File

@ -4950,6 +4950,8 @@ def : MnemonicAlias<"saddsubx", "sasx">;
def : MnemonicAlias<"shaddsubx", "shasx">;
// SHSAX == SHSUBADDX
def : MnemonicAlias<"shsubaddx", "shsax">;
// SSAX == SSUBADDX
def : MnemonicAlias<"ssubaddx", "ssax">;
// LDRSBT/LDRHT/LDRSHT post-index offset if optional.
// Note that the write-back output register is a dummy operand for MC (it's

18
llvm/test/MC/ARM/basic-thumb2-instructions.s
View File

@ -2074,6 +2074,24 @@ _func:
@ CHECK: ssat16 r3, #16, r5 @ encoding: [0x25,0xf3,0x0f,0x03]
@------------------------------------------------------------------------------
@ SSAX
@------------------------------------------------------------------------------
ssubaddx r2, r3, r4
it lt
ssubaddxlt r2, r3, r4
ssax r2, r3, r4
it lt
ssaxlt r2, r3, r4
@ CHECK: ssax r2, r3, r4 @ encoding: [0xe3,0xfa,0x04,0xf2]
@ CHECK: it lt @ encoding: [0xb8,0xbf]
@ CHECK: ssaxlt r2, r3, r4 @ encoding: [0xe3,0xfa,0x04,0xf2]
@ CHECK: ssax r2, r3, r4 @ encoding: [0xe3,0xfa,0x04,0xf2]
@ CHECK: it lt @ encoding: [0xb8,0xbf]
@ CHECK: ssaxlt r2, r3, r4 @ encoding: [0xe3,0xfa,0x04,0xf2]
@------------------------------------------------------------------------------
@ SUB (register)
@------------------------------------------------------------------------------