replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

X86ISelLowering.cpp: Fix warnings. [-Wlogical-op-parentheses] 

llvm-svn: 170523
This commit is contained in:
NAKAMURA Takumi 2012-12-19 10:12:48 +00:00
parent deee9003ed
commit 89209462fe
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/X86/X86ISelLowering.cpp
View File

@ -15934,8 +15934,8 @@ static SDValue PerformLOADCombine(SDNode *N, SelectionDAG &DAG,
// TODO: It is possible to support ZExt by zeroing the undef values
// during the shuffle phase or after the shuffle.
if (RegVT.isVector() && RegVT.isInteger() &&
(Ext == ISD::EXTLOAD && Subtarget->hasSSSE3() ||
Ext == ISD::SEXTLOAD && Subtarget->hasSSE41())){
((Ext == ISD::EXTLOAD && Subtarget->hasSSSE3()) ||
(Ext == ISD::SEXTLOAD && Subtarget->hasSSE41()))){
assert(MemVT != RegVT && "Cannot extend to the same type");
assert(MemVT.isVector() && "Must load a vector from memory");