replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Fix two logic errors uncovered by the static analyzer. 

For the default case (illegal encoding type), just return false instead of break.

A8.6.84 LDRSH (register)
A8.6.309 VLD1 (single element to all lanes)

llvm-svn: 137699
This commit is contained in:
Johnny Chen 2011-08-16 01:16:02 +00:00
parent 2f821a5f8f
commit 8557d298d4
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp
View File

@ -7657,7 +7657,7 @@ EmulateInstructionARM::EmulateLDRSHRegister (const uint32_t opcode, const ARMEnc
break;
default:
break;
return false;
}
uint64_t Rm = ReadRegisterUnsigned (eRegisterKindDWARF, dwarf_r0 + m, 0, &success);
@ -11960,10 +11960,10 @@ EmulateInstructionARM::EmulateVLD1SingleAll (const uint32_t opcode, const ARMEnc
if (n == 15)
return false;
}
break;
break;
default:
break;
return false;
}
RegisterInfo base_reg;