replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

[AVX] Fix a typo in the extract subvector type constraints to specify 

the correct number of operands.

llvm-svn: 124234
This commit is contained in:
David Greene 2011-01-25 22:05:41 +00:00
parent 57990c4910
commit 78221d4679
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/include/llvm/Target/TargetSelectionDAG.td
View File

@ -190,10 +190,10 @@ def SDTVecInsert : SDTypeProfile<1, 3, [ // vector insert
SDTCisEltOfVec<2, 1>, SDTCisSameAs<0, 1>, SDTCisPtrTy<3> SDTCisEltOfVec<2, 1>, SDTCisSameAs<0, 1>, SDTCisPtrTy<3>
]>; ]>;
def SDTSubVecExtract : SDTypeProfile<1, 1, [// subvector extract def SDTSubVecExtract : SDTypeProfile<1, 2, [// subvector extract
SDTCisSubVecOfVec<0,1> SDTCisSubVecOfVec<0,1>
]>; ]>;
def SDTSubVecInsert : SDTypeProfile<1, 2, [ // subvector insert def SDTSubVecInsert : SDTypeProfile<1, 3, [ // subvector insert
SDTCisSubVecOfVec<2, 1>, SDTCisSameAs<0,1> SDTCisSubVecOfVec<2, 1>, SDTCisSameAs<0,1>
]>; ]>;