Thumb parsing and encoding for STR.
Not including tSTRspi. llvm-svn: 138347
This commit is contained in:
parent
f9a688176f
commit
6e546e0725
|
@ -435,3 +435,25 @@ _func:
|
||||||
|
|
||||||
@ CHECK: stm r1!, {r2, r6} @ encoding: [0x44,0xc1]
|
@ CHECK: stm r1!, {r2, r6} @ encoding: [0x44,0xc1]
|
||||||
@ CHECK: stm r1!, {r1, r2, r3, r7} @ encoding: [0x8e,0xc1]
|
@ CHECK: stm r1!, {r1, r2, r3, r7} @ encoding: [0x8e,0xc1]
|
||||||
|
|
||||||
|
|
||||||
|
@------------------------------------------------------------------------------
|
||||||
|
@ STR (immediate)
|
||||||
|
@------------------------------------------------------------------------------
|
||||||
|
str r2, [r7]
|
||||||
|
str r2, [r7, #0]
|
||||||
|
str r5, [r1, #4]
|
||||||
|
str r3, [r7, #124]
|
||||||
|
|
||||||
|
@ CHECK: str r2, [r7] @ encoding: [0x3a,0x60]
|
||||||
|
@ CHECK: str r2, [r7] @ encoding: [0x3a,0x60]
|
||||||
|
@ CHECK: str r5, [r1, #4] @ encoding: [0x4d,0x60]
|
||||||
|
@ CHECK: str r3, [r7, #124] @ encoding: [0xfb,0x67]
|
||||||
|
|
||||||
|
|
||||||
|
@------------------------------------------------------------------------------
|
||||||
|
@ STR (register)
|
||||||
|
@------------------------------------------------------------------------------
|
||||||
|
str r2, [r7, r3]
|
||||||
|
|
||||||
|
@ CHECK: str r2, [r7, r3] @ encoding: [0xfa,0x50]
|
||||||
|
|
|
@ -93,3 +93,18 @@ error: invalid operand for instruction
|
||||||
@ CHECK-ERRORS: error: destination register must match source register
|
@ CHECK-ERRORS: error: destination register must match source register
|
||||||
@ CHECK-ERRORS: muls r1, r2, r3
|
@ CHECK-ERRORS: muls r1, r2, r3
|
||||||
@ CHECK-ERRORS: ^
|
@ CHECK-ERRORS: ^
|
||||||
|
|
||||||
|
|
||||||
|
@ Out of range immediates for STR instruction.
|
||||||
|
str r2, [r7, #-1]
|
||||||
|
str r5, [r1, #3]
|
||||||
|
str r3, [r7, #128]
|
||||||
|
@ CHECK-ERRORS: error: instruction requires a CPU feature not currently enabled
|
||||||
|
@ CHECK-ERRORS: str r2, [r7, #-1]
|
||||||
|
@ CHECK-ERRORS: ^
|
||||||
|
@ CHECK-ERRORS: error: instruction requires a CPU feature not currently enabled
|
||||||
|
@ CHECK-ERRORS: str r5, [r1, #3]
|
||||||
|
@ CHECK-ERRORS: ^
|
||||||
|
@ CHECK-ERRORS: error: instruction requires a CPU feature not currently enabled
|
||||||
|
@ CHECK-ERRORS: str r3, [r7, #128]
|
||||||
|
@ CHECK-ERRORS: ^
|
||||||
|
|
Loading…
Reference in New Issue