replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

trailing whitespace 

llvm-svn: 115136
This commit is contained in:
Jim Grosbach 2010-09-30 03:21:00 +00:00
parent 58bce99385
commit 689651c767
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
llvm/lib/Target/ARM/ARMAsmBackend.cpp
View File

@ -29,7 +29,7 @@ namespace {
class ARMAsmBackend : public TargetAsmBackend { class ARMAsmBackend : public TargetAsmBackend {
public: public:
ARMAsmBackend(const Target &T) ARMAsmBackend(const Target &T)
: TargetAsmBackend(T) { : TargetAsmBackend(T) {
} }
bool MayNeedRelaxation(const MCInst &Inst) const; bool MayNeedRelaxation(const MCInst &Inst) const;
@ -51,7 +51,7 @@ void ARMAsmBackend::RelaxInstruction(const MCInst &Inst, MCInst &Res) const {
bool ARMAsmBackend::WriteNopData(uint64_t Count, MCObjectWriter *OW) const { bool ARMAsmBackend::WriteNopData(uint64_t Count, MCObjectWriter *OW) const {
assert(0 && "ARMAsmBackend::WriteNopData() unimplemented"); assert(0 && "ARMAsmBackend::WriteNopData() unimplemented");
if ((Count % 4) != 0) { if ((Count % 4) != 0) {
// Fixme: % 2 for Thumb? // Fixme: % 2 for Thumb?
return false; return false;
} }
@ -126,7 +126,7 @@ void DarwinARMAsmBackend::ApplyFixup(const MCFixup &Fixup, MCDataFragment &DF,
uint64_t Value) const { uint64_t Value) const {
assert(0 && "DarwinARMAsmBackend::ApplyFixup() unimplemented"); assert(0 && "DarwinARMAsmBackend::ApplyFixup() unimplemented");
} }
} // end anonymous namespace } // end anonymous namespace
TargetAsmBackend *llvm::createARMAsmBackend(const Target &T, TargetAsmBackend *llvm::createARMAsmBackend(const Target &T,
const std::string &TT) { const std::string &TT) {