replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

[X86] CombineShuffleWithExtract - assert all src ops types are multiples of rootsize. NFCI. 

llvm-svn: 363501
This commit is contained in:
Simon Pilgrim 2019-06-15 19:12:44 +00:00
parent 90e87af303
commit 456ca5d7f7
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
llvm/lib/Target/X86/X86ISelLowering.cpp
View File

@ -31960,7 +31960,8 @@ static SDValue combineX86ShuffleChain(ArrayRef<SDValue> Inputs, SDValue Root,
unsigned Offset2 = V2.getConstantOperandVal(1);
assert(((Offset1 % VT1.getVectorNumElements()) == 0 ||
(Offset2 % VT2.getVectorNumElements()) == 0 ||
(Src1.getValueSizeInBits() % RootSizeInBits) == 0) &&
(Src1.getValueSizeInBits() % RootSizeInBits) == 0 ||
(Src2.getValueSizeInBits() % RootSizeInBits) == 0) &&
"Unexpected subvector extraction");
unsigned Scale = Src1.getValueSizeInBits() / RootSizeInBits;