replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Delete trailing whitespace; NFC 

llvm-svn: 256908
This commit is contained in:
Junmo Park 2016-01-06 03:53:36 +00:00
parent 26dfbace82
commit 3a40237c03
2 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.cpp
View File

@ -834,7 +834,7 @@ const AArch64NamedImmMapper::Mapping AArch64SysReg::SysRegMapper::SysRegMappings
}; };
uint32_t uint32_t
AArch64SysReg::SysRegMapper::fromString(StringRef Name, AArch64SysReg::SysRegMapper::fromString(StringRef Name,
const FeatureBitset& FeatureBits, bool &Valid) const { const FeatureBitset& FeatureBits, bool &Valid) const {
std::string NameLower = Name.lower(); std::string NameLower = Name.lower();
@ -878,7 +878,7 @@ AArch64SysReg::SysRegMapper::fromString(StringRef Name,
} }
std::string std::string
AArch64SysReg::SysRegMapper::toString(uint32_t Bits, AArch64SysReg::SysRegMapper::toString(uint32_t Bits,
const FeatureBitset& FeatureBits) const { const FeatureBitset& FeatureBits) const {
// First search the registers shared by all // First search the registers shared by all
for (unsigned i = 0; i < array_lengthof(SysRegMappings); ++i) { for (unsigned i = 0; i < array_lengthof(SysRegMappings); ++i) {

12
llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.h
View File

@ -285,17 +285,17 @@ struct AArch64NamedImmMapper {
// Zero value of FeatureBitSet means the mapping is always available // Zero value of FeatureBitSet means the mapping is always available
FeatureBitset FeatureBitSet; FeatureBitset FeatureBitSet;
bool isNameEqual(std::string Other, bool isNameEqual(std::string Other,
const FeatureBitset& FeatureBits) const { const FeatureBitset& FeatureBits) const {
if (FeatureBitSet.any() && if (FeatureBitSet.any() &&
(FeatureBitSet & FeatureBits).none()) (FeatureBitSet & FeatureBits).none())
return false; return false;
return Name == Other; return Name == Other;
} }
bool isValueEqual(uint32_t Other, bool isValueEqual(uint32_t Other,
const FeatureBitset& FeatureBits) const { const FeatureBitset& FeatureBits) const {
if (FeatureBitSet.any() && if (FeatureBitSet.any() &&
(FeatureBitSet & FeatureBits).none()) (FeatureBitSet & FeatureBits).none())
return false; return false;
return Value == Other; return Value == Other;
@ -310,7 +310,7 @@ struct AArch64NamedImmMapper {
StringRef toString(uint32_t Value, const FeatureBitset& FeatureBits, StringRef toString(uint32_t Value, const FeatureBitset& FeatureBits,
bool &Valid) const; bool &Valid) const;
// Maps string to value, depending on availability for FeatureBits given // Maps string to value, depending on availability for FeatureBits given
uint32_t fromString(StringRef Name, const FeatureBitset& FeatureBits, uint32_t fromString(StringRef Name, const FeatureBitset& FeatureBits,
bool &Valid) const; bool &Valid) const;
/// Many of the instructions allow an alternative assembly form consisting of /// Many of the instructions allow an alternative assembly form consisting of
@ -1322,7 +1322,7 @@ namespace AArch64TLBI {
return true; return true;
} }
} }
} }
namespace AArch64II { namespace AArch64II {
/// Target Operand Flag enum. /// Target Operand Flag enum.