parent
3c934e4864
commit
1c83cd18ae
|
@ -0,0 +1,20 @@
|
||||||
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||||||
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=x86-64 -mattr=+clzero | FileCheck %s --check-prefix=GENERIC
|
||||||
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=znver1 | FileCheck %s --check-prefix=ZNVER1
|
||||||
|
|
||||||
|
define void @test_clzero(i8* %p) {
|
||||||
|
; GENERIC-LABEL: test_clzero:
|
||||||
|
; GENERIC: # %bb.0:
|
||||||
|
; GENERIC-NEXT: leaq (%rdi), %rax # sched: [1:0.50]
|
||||||
|
; GENERIC-NEXT: clzero # sched: [100:0.33]
|
||||||
|
; GENERIC-NEXT: retq # sched: [1:1.00]
|
||||||
|
;
|
||||||
|
; ZNVER1-LABEL: test_clzero:
|
||||||
|
; ZNVER1: # %bb.0:
|
||||||
|
; ZNVER1-NEXT: leaq (%rdi), %rax # sched: [1:0.25]
|
||||||
|
; ZNVER1-NEXT: clzero # sched: [100:?]
|
||||||
|
; ZNVER1-NEXT: retq # sched: [1:0.50]
|
||||||
|
tail call void @llvm.x86.clzero(i8* %p)
|
||||||
|
ret void
|
||||||
|
}
|
||||||
|
declare void @llvm.x86.clzero(i8*)
|
Loading…
Reference in New Issue